IEEE Electronics Packaging Society IEEE Electronics Packaging Society

EPS Webinar Archive

You may earn 1 Professional Development Hour for each webinar you attend, by completing the PDH survey form
View our full educational portfolio on the EPS Resource Center

 

< Back to events

Flip Chip Interconnection and Its Application

Date
2018-08-10
Time
1:00 PM EDT
Location
Webinar - Online
Contact
Denise Manning – d.manning@ieee.org
Presenter
Dr. Shengmin Wen
Description

Earn 1 Professional Development Hour (PDH) for completing the webinar - Complete Form​

Abstract:

This webinar will cover the fundamentals of all steps and aspects of flip chip integration in semiconductor packaging, including wafer bumping, solder joint formation processes, underfill types, substrate selection, and reliability evaluation.  It also included a small portion of discussion on how to select a package to achieve a reliable, innovative, better time to market, and more cost-effective solution.  The targeted audience includes anyone who wants a basic understanding of flip chip integrations: the advantages, limitations and how to apply.

 

Bio:

Dr. Shengmin Wen is the Principal Development Engineer at Synaptics Inc., has 20 years of semiconductor industry experience in the areas of Si fabrication technology, advanced packaging and assembly process development, Si and packaging co-design, semiconductor device failure analysis, reliability and qualification, product engineering, testing, and volume production business management. Recent years, he focused on chip scale package (CSP) including wirebond, flipchip, wafer level Fan-In and Fan-out, and panel level packaging development.  In particular, he has extensive and unique experiences in flip chip assembly technologies that uses fine pitch Cu Pillar bump with both mass reflow and thermal compression processes.  He is an expert in package warpage control, substrate technologies, and advanced fine pitch flip chip assembly process.  He previously worked at Amkor Technology where he was a director of 3D CSP Product Group.  Dr. Wen received his Ph.D. in Theoretical and Applied Mechanics from Northwestern University, Evanston, IL, USA, researching on fatigue and reliability of electronic materials, where he created and published a science based fatigue theory.  Dr. Wen has been actively participating and contributing to industry technical conferences to learn, to share, and to contribute.

 

Event Recording