



**HETEROGENEOUS  
INTEGRATION ROADMAP  
2019 Edition**

**Chapter 17: Test Technology**

**Section 06: Analog and Mixed Signal Test**

<http://eps.ieee.org/hir>

The HIR is devised and intended for technology assessment only and is without regard to any commercial considerations pertaining to individual products or equipment.

We acknowledge with gratitude the use of material and figures in this Roadmap that are excerpted from original sources. Figures & tables should be re-used only with the permission of the original source.



## Section 6: Analog and Mixed Signal Test

### *Forward*

The economic benefit of monolithic integration (SoC) and system in package (SiP) is well established and continues on. This integration has combined digital logic and processing, analog, power management, and mixed signal routinely in a single package and often on the same die. This trend has increased the breadth of interface types on a single part, and given rise to test equipment that mirrors this range with a corresponding breadth of instruments. Now this trend has again escalated with the emergence of through silicon via (TSV) packaging technology driving the challenge in a 3rd dimension.

An important trend impacting mixed signal and analog testing is the compelling economics of multi-site testing for devices manufactured in extremely high volumes, also called parallel test. To support parallel test, many more instrument channels of each interface type are required to keep test cell throughput and Parallel Test Efficiency (PTE), also known as Multi-Site Efficiency (MSE), high; this is of increasing importance to avoid severely impacting Units Per Hour (UPH).


A similar concept but in a dimension relating to the single device itself is testing multiple IP cores within the device in parallel (concurrent test). This has many of the requirements and challenges of parallel test, but also includes some unique ones. A key one is having the ability in the design of the IC to test IP cores independently, in parallel. Test Access Mechanisms (TAMs) are the ability of IP cores to be accessed and controlled independently from other IP cores. The most powerful economic advantage results when being able to test multiple IP cores in parallel, while at the same time testing multiple devices in parallel.

The increasing number of interfaces per device and the increasing number of devices tested simultaneously raise the need to process an increasing amount of data in real time. The data from the mixed signal and analog circuitry is typically non-deterministic and must be post processed to determine device quality. This processing must be done in real time or done in parallel with other testing operations to keep test cell throughput high. In fact, as site count increases, overall throughput can decrease if good PTE is not maintained.

Looking forward, the breadth, performance, density, and data processing capability of ATE instrumentation will need to improve significantly to provide the needed economics. The area undergoing the most change is RF/microwave and so it is covered in its own separate section. The digital and high-speed serial requirements for mixed signal devices are equivalent to logic and are covered in that section. The requirements for the TAM are covered in the DFT SOC Device Testing section. The requirements for DC trim accuracy are included in the Mixed Signal tables (see Table 1).

Table 1: Mixed-signal Test Requirements

	2018	2019	2020	2021	2026	2031
<b>Low Frequency Waveform [Note 1]</b>						
SFDR	145	145	145	145	145	145
SNR	120	120	120	120	120	120
THD	140	140	140	140	140	140
BW-Minimum (kHz)	50	50	50	50	50	50
BW-Maximum (kHz) [Note 2]	500	500	500	500	500	500
<b>High Frequency Waveform Source / Measure [Note 3]</b>						
Level V (pk-pk)	<4	<4	<4	<4	<2.5	<2.5
BW (MHz)	250	250	250	250	500	500
Sample rate (MS/s) [Note 5]	500	500	500	500	1000	1000
Resolution (bits) AWG/Sine	16	16	16	16	18	18
Noise floor (dB/RT Hz)	-140	-140	-140	-140	-150	-150
<b>Very High Frequency Waveform Source / Measure [Note 4]</b>						
Level V (pk-pk)	<4	<4	<4	<4	<4	<4
Accuracy (±)	0.50%	0.50%	0.50%	0.50%	0.50%	0.50%
Measure BW (GHz) (under sampled)	6.4	6.4	9.6	9.6	15	15
Capture Depth Mwords	4	4	4	4	4	4
Min resolution (bits)	8-10	8-10	8-10	8-10	8-10	8-10
<b>DC Accuracy (Note 6)</b>						
DC force (uV)	100	100	50	50	50	50
DC measure (uV)	100	100	50	50	50	50
DC force (nA) (Note 7)	10	10	5	5	1	1
DC measure (nA) (Note 7)	10	10	5	5	1	1
<b>Ethernet</b>						
Speeds (GBPS)	40	40	40	40	100	400

Manufacturable solutions exist, and are being optimized	
Manufacturable solutions are known	
Interim solutions are known	
Manufacturable solutions are NOT known	

NOTES:

- 1) Audio / Precision; Source & Measure specifications (22 KHz BW)
- 2) Major testing condition
- 3) Target Devices are Wireless Baseband, xDSL, ODD, Digital TV (Track Mobile Baseband)
- 4) Target Devices are HDD, Radar, WiGig
- 5) For Measure Sample Rate: Dependent on method, tracking or Front End filter.
- 6) The purpose of DC accuracy for this table is for high resolution force/measure and trim
- 7) Devices may also need high current with the less accuracy

**Key Test Trends**

**Short-Term Trends (< 5 Years)**

There are three important trends. The first is to deliver adequate quality of test. Most analog/mixed-signal testing is done through performance-based testing. This includes functional testing of the device and then analyzing the quality of the output(s). This requires instrumentation capable of accurately generating and analyzing signals in the bandwidths and resolutions of the device’s end-market application. Both of these parameters are trending upwards

as more information is communicated between devices and/or devices and the physical environment. See the Mixed Signal test tables (Table 1) for updates and future needs.

The second key trend is the need for higher DC accuracy. Many of the converters and precision references are made more accurate by doing a measure and trim step. The trim can be accomplished through several means; one of the more recent and cost-effective ways is through register programming of the device. The trim takes a relatively lower performance device and adds high accuracy to it through a DC test and register programming. In the past, this was done for medium performance devices, but now the test methodology has matured and it is being applied to high accuracy/resolution devices. The change is that in this class of devices, much higher DC accuracy is required to make a valid test.

The third key trend is to enable the economics of test through instrumentation density and Parallel Test Efficiency (PTE). The level of parallelism requires an increase in instrumentation density.

These trends of increasing ATE instrument channel count, complexity, and performance are expected to continue, but at the same time the cost of test must be driven lower (see the areas of concern listed below).

Analog/mixed-signal DFT and BIST techniques continue to lag. No proven alternative to performance-based analog testing has been widely adopted and more research in this area is needed. Analog BIST has been suggested as a possible solution and an area for more research. Fundamental research is needed to identify techniques that enable reduction of test instrument complexity, partial BIST, or elimination of the need for external instrumentation altogether.

The Ethernet trends are continuing into higher speeds – 28, 40 Gbps per channel and even beyond. [1] There continues to be the need for backwards compatibility to the many existing digital communication standards.

### ***Difficult Challenges in the Short Term***

- As reflected in the tables, manufacturing solutions exist for the immediate future testing needs. However, high DC accuracy for sourcing, measuring and for trim/fuse blowing/register-setting in a manufacturing environment could be at issue depending on how high a resolution/accuracy the DUT is. Also 40 Gbps Ethernet has known manufacturing solutions, but none are optimized.
- Time-to-market and time-to-revenue issues are driving test to be fully ready at first silicon. The analog/mixed-signal test environment can seriously complicate the test fixtures and test methodologies. Noise, crosstalk on signal traces, added circuitry, load board design complexity, and debug currently dominate the test development process and schedule. The test development process must become shorter and more automated to keep up with design. In addition, the ability to re-use analog/mixed-signal test IP is needed.
- Increased use of multi-site parallel and concurrent test of all analog/mixed-signal chips is needed to reduce test time, in order to increase manufacturing cell throughput, and to reduce test cost. All ATE instrument types, including DC, require multiple channels capable of concurrent/parallel operation and, where appropriate, fast parallel execution of DSP algorithms (FFTs, etc) to process results. In addition, the cost per channel must continue to drop on these instruments as the density continues to increase in support of parallel test drivers.
- Improvements in analog/mixed-signal DFT and BIST are needed to support the items above.

### ***Medium-term Trends (6 to 10 years out)***

- For Wireless Baseband, xDSL, ODD, and Digital TV (Track Mobile Baseband) devices, the source and measure bandwidths, sampling rates and resolutions increase, while the noise floors are decreasing.
- Additionally, DC force and measure accuracies get more challenging.
- Ethernet speeds trending to 100 Gbps [2] have only interim solutions identified.
- Higher speeds and modulation will necessitate PAM to handle the increased data bandwidth – for example, PAM 4, 8 or 16 at speeds of 32 GBPS. [3], [4]

### ***Difficult Challenges in the Medium Term***

- As the capability requirements increase, there are solutions available, but they do not lend themselves easily to high volume manufacturing.
- Basic physical and electrical properties come more into play. For example, a -150 dB noise floor is possible, but special fixturing is required that is difficult to deploy into a manufacturing environment.

- Ethernet speeds of 100 Gbps [2] have only interim solutions identified.

### ***Long-term Trends (10 years+ out)***

- Ethernet speeds trending to 400 Gbps [5], [6]

### ***Difficult Challenges in the Long Term***

- Ethernet speeds of 400 Gbps do not have known manufacturing solutions identified.

### ***SUMMARY***

Cost continues to be the most critical pressure and concern for analog mixed signal because much of the volume for this is consumer oriented. However, in the medium and long term, performance starts becoming an issue for high-volume manufacturing in terms of bandwidth, sample rate, resolution and noise floor to keep up with the newer devices on the horizon. Ethernet in the medium and long term has manufacturing challenges both in optimization and known solutions.

### ***References***

1. <https://www.cisco.com/c/dam/en/us/products/collateral/switches/catalyst-6500-series-switches/white-paper-c11-737238.pdf>
2. <https://www.networkcomputing.com/data-centers/25-50-and-100-gigabit-ethernet-data-center/1422885308>
3. [http://www.ieee802.org/3/100GNGOPTX/public/mar12/plenary/tremblay\\_01\\_0312\\_NG100GOPTX.pdf](http://www.ieee802.org/3/100GNGOPTX/public/mar12/plenary/tremblay_01_0312_NG100GOPTX.pdf)
4. [http://www.ieee802.org/3/bm/public/sep12/ghiasi\\_01a\\_0912\\_optx.pdf](http://www.ieee802.org/3/bm/public/sep12/ghiasi_01a_0912_optx.pdf)
5. <http://searchdatacenter.techtarget.com/feature/Understanding-tomorrows-Ethernet-speeds>
6. <https://www.keysight.com/main/application.jsp?ckey=2716254&id=2716254&nid=-32176.0.00&lc=eng&cc=US>