



HETEROGENEOUS INTEGRATION ROADMAP

2021 Edition

Chapter 6: Aerospace and Defense

For updates, visit <http://eps.ieee.org/hir>

The HIR is devised and intended for technology assessment only and is without regard to any commercial considerations pertaining to individual products or equipment.

We acknowledge with gratitude the use of material and figures in this Roadmap that are excerpted from original sources. Figures and tables should be re-used only with the permission of the original source.



Table of Contents

Chapter 1: Heterogeneous Integration Roadmap: Driving Force and Enabling Technology for Systems of the Future	
Chapter 2: High Performance Computing and Data Centers	
Chapter 3: Heterogeneous Integration for the Internet of Things (IoT)	
Chapter 4: Medical, Health and Wearables	
Chapter 5: Automotive	
Chapter 6: Aerospace and Defense	
Executive Summary	1
HIR Aerospace and Defense Working Group.....	2
Introduction and Motivation	3
What is the Aerospace and Defense Sector?.....	5
Impact of Heterogeneous Integration on Aerospace and Defense Systems.....	6
What is Heterogenous Integration	7
2.5D Heterogeneous Integration Progress	8
Outlook for the Next 5 to 10 Years.....	20
DARPA Electronics Resurgence Initiative (ERI).....	26
Supply Chain.....	26
Aerospace and Defense Roadmap, Rev. 0.4	30
Chapter 7: Mobile	
Chapter 8: Single Chip and Multi Chip Integration	
Chapter 9: Integrated Photonics	
Chapter 10: Integrated Power Electronics	
Chapter 11: MEMS and Sensor Integration	
Chapter 12: 5G, RF and Analog Mixed Signal	
Chapter 13: Co-Design for Heterogeneous Integration	
Chapter 14: Modeling and Simulation	
Chapter 15: Materials and Emerging Research Materials	
Chapter 16: Emerging Research Devices	
Chapter 17: Test Technology	
Chapter 18: Supply Chain	
Chapter 19: Cyber Security	
Chapter 20: Thermal	
Chapter 21: SiP and Module	
Chapter 22: Interconnects for 2D and 3D Architectures	
Chapter 23: Wafer-Level Packaging, Fan-in and Fan-out	
Chapter 24: Reliability	

Chapter 6: Aerospace and Defense

1. Executive Summary

The Aerospace and Defense segment of the semiconductor industry has unique needs in terms of technology, security, supply chain, and lifecycle. Heterogeneous integration is a critical technology that intersects all of these challenges, so a Heterogeneous Integration Roadmap (HIR) that specifically targets the unique requirements of Aerospace and Defense is needed. This Roadmap identifies challenges in 5-, 10-, and 15-year horizons and provides guidance on how to meet those challenges. This is, of course, a perpetual work-in-progress and will be updated as capabilities move forward and new requirements arise.

Send corrections, comments and suggested updates to the TWG chair, using our HIR SmartSheet:

<https://rebrand.ly/HIR-feedback>

Initial Scope

This initial version of the A&D chapter is focused largely on challenges and requirements for the U.S. Aerospace and Defense Industry. The intent of the Heterogeneous Integration Roadmap is to create a document that provides guidance that is useful to the semiconductor community around the world, so the US-centric viewpoint should be seen as just the starting point for this work. There are certainly many technical challenges that are pervasive throughout the international A&D industry, such as reliability, bandwidth, thermal management, radiation hardening, long product development cycles and lifetime, and supply chain security, so much of the content can be generalized beyond the US Aerospace and Defense Industry. Future revisions of this chapter will reflect that broader scope.

2021 Update

The global chip shortages that have affected many industries including aerospace and defense have led governments to respond by making investments in infrastructure for microelectronics. In 2017, the Obama White House issued the President's Council of Advisors on Science and Technology (PCAST) report stating the importance of semiconductor innovation for economic competitiveness and national security.¹

The Semiconductor Industry Association (SIA) and the Boston Consulting Group (BCG) issued a joint report stating that the U.S. government has a strategic opportunity to reverse the decades-long trajectory of declining chip manufacturing in America, strengthen national security and make our supply chains more resilient, and make our country one of the most attractive places in the world to produce semiconductors, which are the brains of modern technology.² Figure 1-1 summarizes the key highlights of the SIA/BCG report. The conclusions are that the federal government must invest boldly in chip manufacturing incentives to make the U.S. more cost-competitive with other countries for the U.S. economy and national security:

- **Finding 1:** A strong domestic semiconductor manufacturing presence is critical to America's economic competitiveness, national security, and supply chain resilience.
- **Finding 2:** The share of global semiconductor manufacturing located in the U.S. has plummeted in recent decades, mostly because competing governments offer large incentives and the U.S. does not.
- **Finding 3:** Robust federal incentives for semiconductor manufacturing are needed to strengthen national security, attract substantial chip manufacturing to the U.S., and create tens of thousands of American jobs.

Megan Gates of Asia Online states:³

“The United States has taken some of these steps, such as reforming the U.S. Department of Treasury’s Committee on Foreign Investment in the United States’ (CFIUS) review model to limit foreign investment in technologies – like semiconductors – in the United States; the Defense Advanced Research Projects Agency’s (DARPA’s) \$1.5 billion, five-year investment into the U.S. semiconductor industry; enacting the CHIPS for America Act; and the U.S. Senate’s passage of the U.S. Innovation and Competition Act, which provides \$52 billion to implement the CHIPS Act.”

¹ REPORT TO THE PRESIDENT Ensuring Long-Term U.S. Leadership in Semiconductors, January 2017, Online at: https://obamawhitehouse.archives.gov/sites/default/files/microsites/ostp/PCAST/pcast_ensuring_long-term_us_leadership_in_semiconductors.pdf

² “Government-Incentives and US Competitiveness in Semiconductor Manufacturing,” September 2020, online at: <https://www.semiconductors.org/wp-content/uploads/2020/09/Government-Incentives-and-US-Competitiveness-in-Semiconductor-Manufacturing-Sep-2020.pdf>

³ Semiconductor Slowdown: The National Security Threat, November 1, 2021, Online at: <https://www.asionline.org/security-management-magazine/articles/2021/11/semiconductor-slowdown-The-National-Security-Threat/>




Figure 1-1. Infographic on the State of Semiconductor Manufacturing in the U.S. (SIA)⁴

Many of these needs and challenges that this chapter has identified in the previous HIR editions for microelectronics and advanced packaging for national security are now finally being addressed. The impacts of these programs will not be felt for years to come, since it takes time to build new factories and to hire the skilled workers to run them. The attention from DARPA has shifted from R&D activities to capability building. This 2021 Aerospace and Defense chapter includes: 1) updates on government-funded microelectronics programs like RAMP, RAMP-C and SHIP; 2) recent industry announcements on investments in on-shore manufacturing to strengthen the supply chain; and 3) an updated version of the A&D roadmap table.

2. HIR Aerospace and Defense Working Group

2.1 Mission Statement for the Aerospace and Defense TWG

The mission of the HIR Technology Working Group (TWG) for Aerospace and Defense (A-D) is to identify challenges, provide guidance, and recommend solutions to the A-D profession (industry, academia, and government) with sufficient lead time that they do not become roadblocks that prevent the continued implementation of leading-edge electronics in aerospace and defense systems.

There is the need to address heterogeneous integration technologies for new capabilities for embedded high-speed computing, cyber, sensors, C4ISR, signal processing, radar, and RF/analog, all while addressing unique constraints and requirements such as security, reliability, small production volumes, and long lifecycle timelines. That progress is essential to the future growth of the industry and the realization of the promise of continued impact on aerospace, defense and security applications.

The approach is to identify the requirements for heterogeneous integration in the A-D electronics industry with 5-, 10- and 15-year horizons, determine the difficult challenges that must be overcome to meet these requirements and, where possible, identify potential solutions and synergies between the greater commercial sectors and the smaller A-D community.

2.2 The TWG for Developing the Heterogeneous Integration Roadmap for Aerospace and Defense

The Goal for the A-D Technology Working Group (TWG) is to develop a roadmap for heterogeneously integrated components for applications in the Aerospace and Defense sector which want to leverage heterogeneous integration technologies that are available in the commercial marketplace but with special needs and challenges.

Specific goals:

- Identify the A-D-specific challenges in the next 5-, 10- and 15-year horizons
- Identify promising solutions and technologies
- Identify any unaddressed challenges and the types of solutions/technologies needed

⁴ https://www.semiconductors.org/wp-content/uploads/2020/10/BCG-REPORT-INFOGRAPHIC_2.pdf

- Document all of these as a chapter in the overall HIR document
- Continue monitoring and analyzing the A-D semiconductor and packaging space to update the roadmap in the next version of the HIR

Much of the content of this initial version of the A-D chapter is on 2.5D integration technologies, largely because of the industry's progress and focus on 2.5D, as well as significant overlap with commercial 2.5D approaches. We anticipate that future revisions will add significant content on 3D integration and other approaches such as wafer-level fan-out as A-D requirements evolve and multiple solutions are needed.

3. Introduction and Motivation

For over 70 years, the US government (USG) has worked closely with the semiconductor industry to help foster the semiconductor ecosystem to be what it is today. In the early years before the mass proliferation of consumer electronic devices, the government was the primary driver of technology. Many of the available technologies originated in USG-funded research and development (R&D) programs. Prominent examples include printed circuit boards, GaAs devices, micro-electro-mechanical systems (MEMS), the fundamental technology of the internet, global positioning systems (GPS), and much of the technology needed for 5G. Funding for development of transistors and then ICs in the '50's and '60's, with the USG as the primary initial customer, resulted in the moon landing over 50 years ago. In recent years, commercial applications such as personal computers, mobile devices, and now the Internet of Things (IoT) have created an enormous production demand and business opportunity that is the primary focus of the semiconductor industry. As a result, microelectronics for A-D needs is a small fraction of the total semiconductor market and therefore has a diminished impact on industry roadmaps. Additionally, R&D investments by the Department of Defense have stagnated recently, as shown in Figure 3-1, although there are signs in 2021 that this is changing for semiconductors.

From an Aerospace-Defense (A-D) perspective, having continued access to advanced semiconductor technology is important not only for national defense but for the country's economic vitality. In the recent US President's Council of Advisors on Science and Technology (PCAST) report, it states:

“The global semiconductor market has never been a completely free market: it is founded on science that historically has been driven, in substantial part, by government and academia; segments of it are restricted in various ways as a result of national-security and defense imperatives; and it is frequently the focus of national industrial policies. Market forces play a central and critical role. But any presumption by U.S. policymakers that existing market forces alone will yield optimal outcomes – particularly when faced with substantial industrial policies from other countries – is unwarranted.”⁵

3.1 National Defense Strategy (2018)⁶

The USG's National Defense Strategy was published in 2018. Key take-aways that highlight challenges include:

- “Platform electronics and software must be designed for routine replacement instead of static configurations that last more than a decade” and must also “deliver performance at the speed of relevance.”
- “New commercial technology will change society and, ultimately, the character of war. The fact that many technological developments will come from the commercial sector means that state competitors and non-state actors will also have access to them, a fact that risks eroding the conventional overmatch to which our Nation has grown accustomed.”

Modern warfare is increasingly dependent on microelectronics capabilities that sense the environment, convert the signals into data streams, process the information, and generate a response. In this sense, A-D systems are quite similar to commercial systems that perform communications and computations, while taking advantage of the advancement of semiconductor density, functionality, and cost reduction due to Moore's Law. There is the ever-increased demand for more data throughput through wired and wireless systems. Cellular systems have migrated from 3G to 4G and now 5G architectures, which improves bandwidth ~10X with each generation. DoD systems for communications, radar, and sensing generally require wider bandwidths, higher dynamic range, and higher transmit power, as well as specialized frequency bands and security requirements that the commercial side does not require. Figure 3-2 highlights the direction of the next generation of warfare and enabling systems for a system-of-systems


⁵ https://obamawhitehouse.archives.gov/sites/default/files/microsites/ostp/PCAST/pcast_ensuring_long-term_us_leadership_in_semiconductors.pdf

⁶ 2018 National Defense Strategy found at <https://dod.defense.gov/Portals/1/Documents/pubs/2018-National-Defense-Strategy-Summary.pdf>

framework. The challenges in the A-D space overlap those in the commercial world but extend beyond those as noted above.

Trends in Defense R&D, 1976-2020

Budget authority in billions of FY 2020 dollars



Note: Beginning in FY 2017, federal agencies have revised what they consider R&D. Late-stage development, testing, and evaluation programs, primarily within the Defense Department, are no longer counted as R&D. Source: AAAS Research & Development series and agency budget documents. © 2020 AAAS

Figure 3-1. US DoD funding historical perspective.⁷




Figure 3-2. Notional future warfighting systems architecture.

⁷ <https://www.aaas.org/programs/r-d-budget-and-policy/historical-trends-federal-rd>
HIR 2021 version (eps.ieee.org/hir)

3.2 NDIA Trusted Microelectronics Study

In 2017, the National Defense Industrial Association (NDIA) conducted a study of Trusted Microelectronics which resulted in the following recommendations for action.⁸

Create a U.S. National Semiconductor Strategy

“The absence of a comprehensive national semiconductor strategy was viewed ... as a major impediment to assuring access to critical national security technologies and to U.S. technological competitiveness.”

Adapt DoD Acquisition Practices to Align with the Commercial Market

Noting the “differences between DoD’s acquisition practices and commercial sales priorities,” the report “recommends defense programs be provided new methods to purchase technology on commercial terms after the commercial products have been evaluated for trustworthiness.”

Increase DoD Market Influence

Since “the DoD’s share of the semiconductor market has dramatically declined to less than a 1% share of today’s semiconductors consumption and the Department’s ability to gain access to needed microelectronics capabilities has correspondingly diminished, ... increase market influence by exchanging research investment for access to commercial products; and, aggregating demand across DoD programs, other USG offices, and non-USG industries that have similar component and system integrity concerns.”

Adopt New Trust and Assurance Models

“Defining the boundaries for assurance spectrums or ‘tiers of trust’ levels, and would cover component categories beyond ASICs.”

Launch R&D to Achieve Trust/Security in Un-trusted Fabs

“Launching near-term research and development to address the security concerns of existing commercial technology capabilities, including Trusted 3D/2.5D integration, to leverage these capabilities for defense systems.”

Two of the four NDIA Trusted Microelectronics Joint Working Groups (TM JWGs) studied the microelectronics landscape and made recommendations that relate to heterogeneous integration. NDIA TM JWG Team 1 addressed the **Future Needs & System Impact of Microelectronics Technologies**, asking the following questions:⁹

- “What are the future microelectronics capabilities needed by defense contractors to maintain our technical advantage?”
- “Are there new hardware paradigms on the horizon that could be disruptive?”
- SYSTEMS: System Needs and System Capabilities: What are the future requirements for DoD Systems?
- ENABLING COMPONENTS: What are the emerging technologies enabling these capabilities at the component level?
- ADOPTION: What are the risks regarding secure component availability (5-10 years) that enables system capabilities?

The HIR A-D chapter will attempt to ask similar questions and suggest some insight that pertains to Heterogeneous Integration for this community.

4. What is the Aerospace and Defense Sector?

Deloitte in its 2019 Global Aerospace and Defense Industry Outlook white paper¹⁰ makes the following observations:

- The commercial aircraft order backlog is at its peak of more than 14,000, with about 38,000 aircraft expected to be produced globally over the next 20 years.
- Resurgence of global military spending as geopolitical risks increase worldwide.
- Space is becoming an important part of the defense ecosystem as warfare moves into the domain of space assets such as satellites for military operations including surveillance, communications and targeting.
- Changes in international trade agreements are likely to disrupt the global supply chain and increase costs.

⁸ <http://www.ndia.org/-/media/sites/ndia/divisions/working-groups/tmjwg-documents/tm-jwg-esr-v3.ashx?la=en>

⁹ <http://www.ndia.org/-/media/sites/ndia/divisions/working-groups/tmjwg-documents/ndia-tm-jwg-team-1-white-paper-finalv3.ashx?la=en>

¹⁰ Deloitte 2019 Global aerospace and defense industry outlook, found at

<https://www2.deloitte.com/global/en/pages/manufacturing/articles/global-a-and-d-outlook.html>

Although the USA dominates in A-D spending and revenue generation, other key regions are expected to contribute to the sector including China, France, India, Japan, the Middle East and the United Kingdom.

The Aerospace and Defense sector has been at the forefront of digital innovations, leading the way for other industries in the adoption of technologies.¹¹ The hierarchy can be shown as:

- End Customers (e.g., USG).
- System Primes (OEMs) who provide end-to-end system solutions to the end-users.
- Subsystem Suppliers who provide vital subsystems including propulsion, command and control, electronic warfare, and structural subsystems to the Primes.
- Component Suppliers that provide component parts including energetic and structural materials, microelectronics, cables, and connectors for prime and major subsystem providers.
- Pure Play Suppliers (materials, equipment, design, manufacturing, services) to other supply chain players.

Figure 4-1 highlights the differences between the Commercial and Aerospace-Defense business models. Commercial products have very short lifecycles, whereas A-D products must be supported for decades. The cost of engineering for commercial products can be amortized over millions or billions of units whereas A-D products may be in the thousands, hundreds or lower. A-D Systems are generally insensitive to unit costs but they must operate in extreme environments and have demonstrated pedigree that is tracked over the product lifecycle.




Figure 4-1. Differences between the commercial and aerospace-defense business models.¹²

5. Impact of Heterogeneous Integration on Aerospace and Defense Systems

Several characteristics of the A-D sector create unique challenges:

- High Performance – Need access to leading silicon nodes and advanced packaging technologies to maintain advantage in specific technical metrics (e.g., digitization over wide bandwidths and at high dynamic range)
- High Reliability – Need to survive in harsh environments, prioritize human safety in high-risk environments
- Long Product Lifecycles – Need to manage parts obsolescence and upgradability
- Low Volumes – Need access to a supply chain that provides high product mix, and business models where NRE is managed without high volumes for amortization
- Security – Need secure domestic supply chain and/or verification technologies

¹¹ REPORT TO CONGRESS: Fiscal Year 2016 Annual Industrial Capabilities, found at <https://www.businessdefense.gov/Portals/51/Documents/Resources/2016%20AIC%20RTC%2006-27-17%20-%20Public%20Release.pdf?ver=2017-06-30-144825-160>

¹² NDIA: Trusted Microelectronics Joint Working Group: Future Needs & System Impact of Microelectronics Technologies, found at <http://www.ndia.org/divisions/working-groups/tnejwg/final-team-reports>

Heterogeneous integration is a factor in all of these challenges, whether by adding new twists to the challenges with multiple device technologies or by solving some of them with modular designs and assemblies. Most specifically, heterogeneous integration directly addresses the high-performance challenge for the A-D sector. Monolithic System on a Chip solutions are becoming increasingly limited for A-D applications. Sustaining Moore's Law by increasing the core count on a die is not feasible as memory access bottlenecks prevail and die size and complexity become prohibitively expensive. Diversity in process nodes and materials are needed (CPUs, GPUs, FPGAs) for enhancing performance, energy efficiency and programmability. Similarly, RF/mm-wave devices and data converters are needed for communications and sensing. Heterogeneous integration offers a way to address these limitations and sustain Moore's Law through interconnect length reductions and optimal combinations of different device technologies. The A-D sector must adapt and adopt innovation and market drivers from the commercial semiconductor industry.

What are the metrics to consider?

There are numerous metrics to consider for heterogeneous integration in the A-D sector, and they can vary by application (communications, radar, EW, etc.). Categorized metrics include:

- **Performance:** data rate, latency, TFLOPs, insertion loss, isolation, dynamic range
- **Energy/Power:** energy per bit, TFLOPS/Joule, leakage power
- **Interfaces:** signaling protocols, error correction, interconnect lengths, ESD
- **Thermal:** maximum junction temperature, total device power, device power density, hot-spot power density, thermal test standards
- **Electrical:** power distribution losses to components inside package, losses in conversion, peak inductive noise, harmonic noise
- **Reliability/Availability:** MTBF, radiation hardness, metric related to graceful degradation upon component failures, product lifetime (driving component availability)

6. What is Heterogenous Integration

(Refer to other HIR Chapters for the definitions of 2D, 2.1D, 2.5D and 3D heterogeneous integration)

Figure 6-1 provides a definition of heterogeneous integration, noting that heterogeneity arises from the material, component type, circuit type, node, bonding/interconnect method, or source of the devices.

The A-D component and sub-systems can benefit from the well-stated benefits of heterogeneous Integration at all levels. In this chapter, the focus is on 2.5D integration, since many 2D and 2.1D integrations and solutions are already in wide use. Chip-and-wire assembly is a standard process. Wafer-level and fan-out packages, although attractive for high-volume applications and miniaturization, may not be sufficient for high performance and harsh environments. 2.5D technology, which is represented by High Bandwidth Memory (HBM) and other applications with stacked devices on organic substrates or silicon interposers, is attractive for A-D since this approach enables higher performance and high-density integration while leveraging conventional technology building blocks.

In many ways, the A-D users have similar needs as the HPC use case. Therefore, it is recommended that A-D users leverage capabilities and supply chain partners from the HPC ecosystem (Figure 6-2).




Figure 6-1. Heterogeneous integration can mean heterogeneous by material, component type, circuit type, node, bonding/interconnect method, and sources. (Source: ASE)

“2.5D” and 3DIC hitting the mainstream: “3D-SIC”




Figure 6-2. “2.5D” and 3DIC are widely used in high-performance computing.

7. 2.5D Heterogeneous Integration Progress

Heterogeneous integration via 2.5D technology is approaching mainstream status, with industry leaders such as Xilinx, Intel, Nvidia, and AMD using it in their leading products. They have identified the benefits of splitting up silicon functionality, whether to improve yield with smaller chips, as Xilinx did with their pioneering FPGA “slices,” or to enable the integration of different types of devices. To summarize:

- Chiplets (smaller pieces of silicon) will enable their silicon architects to ship more powerful processors more quickly.¹³
- Modularity facilitates shorter time-to-market to mix and match different chiplets linked by shorter data interconnections, instead of implementing new complex SOC designs for the entire system.
- 2.5D can reduce design costs and risk by having a larger portion of the design composed of reused IP blocks that are assembled on an interposer rather than integrated in a new IC design.

Notable industry leaders see this trend. AMD’s Mark Papermaster said “I think the whole industry is going to be moving in this direction.” Similarly, Intel’s technologists see that same thing. Ramune Nagisetty, a senior principal engineer at Intel, calls it “an evolution of Moore’s law.”




Figure 7-1. DARPA’s history of integration innovation

DARPA has led the way in advancing Heterogeneous Integration Technology through a number of programs, as shown in Figure 7-1 and Figure 7-2. The DARPA DAHI program demonstrated the feasibility of 2.5D HI for

¹³ Found at <https://www.wired.com/story/keep-pace-moores-law-chipmakers-turn-chiplets/>

DARPA DAHI simplicity enables rapid evolution

Technology	MPW0	MPW1	MPW2	MPW3	Future MPWs
CMOS	IBM 65nm	GF 45 nm	GF 45 nm	GF 45 nm	GF 45 nm
InP HBT	TF4 (2 metals)	TF4 (3 metals)	TF4 (4 metals)	TF4 (4 metals)	TF4 (4 metals)
		TF5 (3 metals)	TF5 (4 metals)	TF5 (4 metals)	TF5 (4 metals)
InP Varactor Diode					AD1
GaN HEMT	GaN20	GaN20	GaN20	GaN20	GaN20
	T3 (HRL)	T3 (HRL)	T3 (HRL)	T3 (HRL)	T3 (HRL)
GaAs HEMT				P3K6	P3K6
Passive Components		PolyStrata (Nuvotronics)	PolyStrata (Nuvotronics)	PolyStrata (Nuvotronics)	PolyStrata (Nuvotronics)
Base Substrate	CMOS	CMOS	CMOS	CMOS	CMOS
				SiC Interposer (IWP5)	SiC Interposer (IWP5)




Sources: DARPA, Northrop Grumman

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

8

Figure 7-3. DAHI demonstrates CMOS to III-V IC integration using 2.5D techniques.

DARPA DAHI snapshot:
Excellent yield, demonstrated RF performance



Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

7


Figure 7-4. DARPA DAHI technologies addressed high-performance RF performance and integration of CMOS digital functions.

DARPA DAHI chip-scale phased arrays


Heterogeneous integration for mm-wave: Phased array beamformers

- Can maintain $\lambda/2$ channel spacing as frequencies increase
- CMOS control circuitry closely integrated with RF chain
- Improved channel performance and efficiency with addition of III-V devices
- Fully integrated beamformer channels demonstrated with integrated InP devices and Si control electronics
- >100mW Pout Tx channel, 4.5 dB NF Rx


Wafer-level heterogeneous integration



Integration schematic



InP/CMOS with DBI Process



Source: Teledyne


Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

11

Figure 7-5. DARPA DAHI used DBI process to achieve transistor-level integration with Si CMOS and InP HBT devices.

DARPA DAHI InP/CMOS beamformer performance

Q-band InP/CMOS Tx Channel Layout




Q-band Tx Channel


- 57 HBTs, 1704 CMOS gates, 76 HICs
- P_{diss} ~ 1W
- 28-35 dB gain variation
- 5° RMS phase error at 40 GHz
- 20.3 dBm P_{sat}, 18.1 dBm P_{1dB}

Channel dimensions: 3.0x0.6mm²

Measured Gain and Phase Variation



Measured Tx Channel Power



Source: Teledyne


Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

12

Figure 7-6. DARPA DAHI demonstrated optimum millimeter-wave transmit capability through matching the best transistor for each RF function.

DARPA MECA-enabled performance upgrade

Integration in electroformed heat spreader: 1.4-2x improvement in PA performance



Source: HRL

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

10

Figure 7-7. DARPA's DAHI program demonstrated successful integration of high-performance III-V device technologies with CMOS.

7.2 DARPA CHIPS Program

The DARPA CHIPS program goals are to:¹⁷

- Establish and demonstrate common interface standards
- Enable the assembly of systems from modular IP blocks built with these established standards
- Demonstrate reusability of the modular IP blocks via rapid design iteration

Chipselets are functional, verified, modular re-useable physical IP blocks. They can be processors, converters, memory, waveform generators, accelerators, filters, etc.

A major achievement in the first 12 months of the program was the adoption of Intel's Advanced Interface Bus (AIB) as the low-power die-to-die electrical interface. AIB offers a 1-Gbps per lane SDR transfer rate for control signals and a 2-Gbps DDR transfer rate for data. A demonstration module with an Intel FPGA and several other chips was developed and manufactured in the CHIPS program.




Figure 7-8. Example of a CHIPS-inspired SiP that includes sensors, ASIC, FPGA, CPU, Memory and I/O using the AIB Interface. (Intel)

¹⁷ <https://www.3dincites.com/2018/10/iftle-396-darpa-envisions-chips-as-new-approach-to-chip-design-and-manufacturing/>

DARPA The CHIPS Program in a Nutshell




Figure 7-9. DARPA CHIPS program objectives to foster a chiplet ecosystem.

CHIPS INTERFACE STANDARD




Figure 7-10. CHIPS Interface Standards – ERI Summit.



CHIPS Program - Metrics

CHIPS Program Metrics			
Metric	Phase 1	Phase 2	Phase 3
Design level			
IP reuse (1)	> 50% public IP blocks	> 50% public IP blocks	> 50% public IP blocks
Modular design (2)	—		> 80% reused, > 50% prefabricated IP
Access to IP (3)	> 2 sources of IP	> 2 sources of IP	> 3 sources of IP
Heterogeneous integration (4)	> 2 technologies	> 2 technologies	> 3 technologies
NRE reduction (5)	—	> 50%	>70%
Turnaround time reduction (5)	—	> 50%	>70%
Performance Benchmarks (performer defined)	—	>95% benchmark	>100% benchmark
Digital Interfaces			
Data rate (scalable) (6)	10 Gbps	10 Gbps	10 Gbps
Energy efficiency (7)	< 1 pJ/bit	< 1 pJ/bit	< 1 pJ/bit
Latency (7)	≤ 5 nsec	≤ 5 nsec	≤ 5 nsec
Bandwidth density	> 1000 Gbps/mm	> 1000 Gbps/mm	> 1000 Gbps/mm
Analog interfaces			
Insertion loss (across full bandwidth)	< 1 dB	< 1 dB	< 1 dB
Bandwidth	≥ 50 GHz	≥ 50 GHz	≥ 50 GHz
Power Handling	≥ 20 dBm	≥ 20 dBm	≥ 20 dBm

Notes:


- Public IP is defined as IP blocks available through commercial vendors or shared among performers.
- Reuse is defined as existing or previously designed IP that is re-implemented into the current system. Prefabricated IP is defined as IP blocks already physically instantiated.
- Valid sources of IP must be those that are outside of the performer team.
- Various Silicon process nodes, RF passives, or compound semiconductor devices.
- The non-recurring engineering (NRE) cost and turnaround time will be compared against a benchmark design.
- Minimum bus/lane data rate and should be capable of scaling to higher data rates.
- Performance relating to transferring data between chiplets compared against a benchmark design.

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

Figure 7-11. DARPA CHIPS interface metrics.



What CHIPS Means for the DOD and industry




CHIPS modularity targets the enabling of a wide range of custom solutions

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

Figure 7-12. CHIPS modularity supports IP-re-use and access to high-speed data movement.

DARPA Constraints



	System Design	HI	Moore's Law
Energy Efficiency	10pj/bit	1pj/bit	0.1pj/bit
Interface Area	Large	Medium	Tiny
Chipllets per package	10's	2+	10-1000
Design Area	>>Reticle	>Reticle	Reticle
Latency	High	Medium	Low
Bandwidth	Low	Medium	High
Solution Cost	High	Medium	Low
NRE Cost	Low	Medium	High


Image source: Intel Distribution Statement "A" (Approved for Public Release, Distribution Unlimited) 6

Figure 7-13. CHIPS's objectives are to bridge the gap between board-level and SOC-level metrics.


DARPA CHIPS Highlight #1: Heterogeneous Integration



Intel production proven manufacturing



Intel/CHIPS MCM using EMIB Technology with AIB interface standard



Jariet direct RF sampling at up to 64Gsp/s, with quad channel 10-bit ADC/DAC IP (existing, lab-proven ACT IP is being reused on CHIPS)




Image source: Intel, Jariet Distribution Statement "A" (Approved for Public Release, Distribution Unlimited) 7

Figure 7-14. DARPA CHIPS will demonstrate high-data-rate I/O between an Intel FPGA and data-converters.

DARPA CHIPS Highlight #2: 10µm micro-pillar roadmap





Image source: UCLA, Micross, Northrop Distribution Statement "A" (Approved for Public Release, Distribution Unlimited) 8

Figure 7-15. DARPA CHIPS Supports R&D for Fine-Pitch Interconnects at 10µm Pitch with 100µm Chiplet-to-Chiplet Spacing.

Chiplet Standardized Interfaces



Intel's Advanced Interface Bus (AIB) is a die-to-die PHY level standard that enables a modular approach to system design with a library of chiplet intellectual property (IP) blocks.

AIB uses a clock forwarded parallel data transfer mechanism similar to DDR DRAM interfaces. AIB is process and packaging technology agnostic—Intel's Embedded Multi-Die Interconnect Bridge (EMIB) or TSMC's CoWoS* for example.

Intel now provides the AIB interface license royalty-free to enable a broad ecosystem of chiplets, design methodologies or service providers, foundries, packaging, and system vendors.

- AIB was supported by the DARPA CHIPS program.
- AIB specification is now available to the electronics community

Figure: example of a possible heterogeneous system in package (SiP) that combines sensors, proprietary ASIC, FPGA, CPU, Memory and I/O using AIB as the chiplet interface.

Figure 7-16. Intel Advanced Interface Bus (AIB) specification enables modular design.¹⁸

7.3 DARPA PIPES Program

DARPA's program Photonics in the Package for Extreme Scalability (PIPES) is a program that builds on CHIPS by incorporating photonic devices in a heterogeneous integration ecosystem. The vision is summarized below, and recent progress included a demonstration by Intel and Ayar Labs. (<https://www.darpa.mil/news-events/2020-03-25>)

¹⁸ Found at <https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/heterogeneous-integration/overview.html>




Figure 7-17: DARPA’s PIPES program addresses HI by incorporating photonics. (https://www.darpa.mil/attachments/DARPA_PIPES_Proposers_Day_Slides_Gordon_Keeler.pdf)

8. 3D Heterogeneous Integration

True 3D Heterogeneous Integration (Figure 8-1), once developed, will provide monolithic levels in device-to-device spacing with interconnect distances in the 2 to 5um range. Significant technology challenges still exist and must be overcome to achieve the desired results. Section 8.1 describes the DARPA 3DSoC program which pushes the integration envelope to demonstrate ultra-low latency and ultra-low power I/O operations that will be needed for many AI/ML applications. Section 8.2 describes the DARPA ELGAR program which is developing dense low-loss interconnects for a G-band electronics demonstration.




Figure 8-1. 3D integration technology is an active area of research.

8.1 DARPA 3DSoC Program

A pervasive challenge for leading-edge electronic systems is the time and power required for communication between processors and memory. This “memory bottleneck” is often the primary limit on system performance.

Heterogeneous integration begins to address this by enabling closer integration of processor and memory devices, and DARPA recently initiated the Three Dimensional Monolithic System-on-a-Chip (3DSoC) program to further develop the technology required to build logic, memory, and input/output (I/O) on a single die. This approach will leverage established lithography nodes but improve performance via 3D integration. Figure 8-2 illustrates this approach, where progress is made via 3D integration rather than further advances following Moore’s Law. Figure 8-3 shows more detail of the envisioned 3D integration of novel device types.





Figure 8.2 The DARPA 3DSoC program attacks the end of Moore’s Law by the reduction of interconnect distances through vertical integration.

DARPA An Integrated, Monolithic SoC (3DSoC) Solution

An example of an integrated flow that fabricates 3D logic and memory on a single die



Note: This is an example only. Other technical approaches are expected.

Critical characteristics for a monolithic solution

- Must permit new architectures that leverage fast, configurable access to non-volatile main memory
- Stackable 3D logic and memory functions that allow new architectures
 - Low temperature formation
 - Logic AND memory
 - High density of memory – at least 4GB (Giga-Byte)/die
- Possible to fabricate in existing domestic, commercial, high-yielding infrastructure
 - 90nm on 200mm wafers
 - High yield on large SoCs

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

Figure 8-3. DARPA 3DSoC will demonstrate the tight integration of CNFET logic with ReRAM to have performance similar to FinFETs while using a 90nm fabrication line.

8.2 DARPA ELGAR Program

In 2021, DARPA MTO announced the ELeCtronics for G-band ARrays program which has two objectives: 1) Achieving efficient, compact G-band MMICs with high output power density, and 2) Achieving low loss off-chip interconnects between adjacent G-band array components.^{19 20} The ELGAR objectives are summarized in Figure 8-4.

The interconnect challenges are to develop:

- Approaches to heterogeneously integrate III-V MMICs with non-III-V materials such as antennas and Si ICs
- Approaches to minimize the size and loss of lateral and vertical DC and RF component-to-component interconnects while maintaining signal integrity
- High-aspect-ratio III-V through-substrate vias (TSVs)
- Optimization of RF interconnect and TSV impedance (e.g., TSV diameter/pitch) and impedance match to transmission lines to minimize loss
- Approaches that support chip-to-chip integration with micro-bumps.
- Approaches that support vertical 3D chip stacking

At 6G frequencies such as G-band (220 GHz), 2.5D integration is no longer sufficient to provide interconnect density. Therefore, novel solutions for 3D integration will need to be found. Prof. Rodwell (UCSB) summarizes the challenges for THz Phased Arrays when the $\lambda/2$ spacing is now much less than 1 mm!²¹ It will be interesting to follow the technology development sponsored in ELGAR in the next several years (FY22 to FY26).




Figure 8-4. DARPA ELGAR Objectives Calls for the 3D Stacking of III-V Semiconductors to Achieve SOTA Power Density Suitable for Phased-Array Applications at 220 GHz.


¹⁹ ELeCtronics for G-band ARrays (ELGAR), online at: <https://sam.gov/opp/e4acf53435144c52906d2c19f0210586/view>

²⁰ ELGAR Program Overview – Tom Kazior, Online at: <https://www.darpa.mil/attachments/02-ELGARProgramOverview-TomKazior.pdf>

²¹ Mark Rodwell, “Electronics for dense, efficient G band arrays,” DARPA ELGAR Workshop, Oct 12, 2021, <https://www.darpa.mil/attachments/03-ElectronicsforDenseEfficientG-bandArrays-MarkRodwell.pdf>

The 100-300GHz 2D Array Challenge

Arrays can be made from either tiles or trays
Arrays might be vast: 100-1,000-10,000 elements
Arrays must be dense:
 Many DC/IF/LO lines, plus antenna interface.
 Fitting IC functions into available area.
 Removing the heat.



f	100	150	200	220	250	GHz
λ	3	2	1.5	1.36	1.2	mm
$\lambda/2$	1.5	1	0.75	0.68	0.6	mm

IC density :
 must fit PA, phase-shifter in $\sim(0.5\lambda)^2$.
 0.68mm \times 0.68 mm @ 220GHz.
Power and efficiency :
 high thermal load
 high-efficiency PA at target ($\sim 200\text{mW}$) power




Figure 8-5. THz Phased Array Challenges. (Rodwell, UCSB)²¹

9. Outlook for the Next 5 to 10 Years

Out of the DARPA-sponsored research programs such as DARPA CHIPS, it was time to go from technology demonstration to technology capability-building. DARPA programs typically operate at Technology Readiness levels of 3 to 4 as defined by NASA.²² The lowest TRL suitable for insertion into a mission-critical program is TRL 6, as defined in Figure 9.1. Therefore, the US government has embarked on technology capability maturation programs which are described in Section 9.1 and Section 9.2.




Figure 9-1. NASA Technology Readiness Levels.¹⁵

9.1 DoD Microelectronic Maturation Programs: RAMP and RAMP-C

In 2021, the most significant development for the Aerospace and Defense Sector is the rollout of two major DoD programs: Rapid Assured Microelectronics Prototype (RAMP) and the State-of-the-art Heterogenous Integrated

²² “Technology Readiness Levels,” NASA, Online at

https://www.nasa.gov/directorates/heo/scan/engineering/technology/technology_readiness_level

Packaging (SHIP) programs to develop onshore access to foundry technologies capable of meeting DoD long-term leading-edge (digital CMOS node $\leq 7\text{nm}$) and advanced packaging. RAMP addresses the critical process of physical design (also called back-end design) that transforms high-level programming from register-transfer level (RTL) of a design into the complex, technology-specific layout form of a design that is required for the wafer fabrication process. In August 2021, the DoD elected Intel to provide commercial foundry services in the first phase of its multi-phase Rapid Assured Microelectronics Prototypes – Commercial (RAMP-C) program. In RAMP-C, Intel foundry services, partnered with IBM, Cadence, Synopsys and others, will support the USG’s needs for the design and manufacture of assured integrated circuits by establishing and demonstrating a semiconductor IP ecosystem based on the Intel 18A process.²³ Intel also recently announced the investment of \$20B to build two new factories in Arizona.

Figure 9-2 shows a diagram and relationship of RAMP and SHIP programs that support the DoD Microelectronics Roadmap.²⁴ RAMP addresses the physical design phase and SHIP addresses the packaging and test phase. What was missing to complete the IC ecosystem is the fabrication phase. RAMP-C completes the microelectronics development lifecycle to provide DoD/DIB programs access to advanced-node CMOS device technologies through the development of a prototype Process Design Kit (PDK), foundational IP and support of critical third-party IP. The broader impacts are to strengthen supply chain security and accelerate US leadership in microelectronics.




Figure 9-2. DoD Programs Supporting the Microelectronics Roadmap.

9.2 OSD (Navy Crane) SHIP (3 to 5 Years)

With the lack of an established domestic manufacturing base for interposer-based HI as noted above, the State-of-the-art Heterogeneous Integrated Packaging (SHIP) program was created by the Naval Surface Warfare Center (Crane, IN). The vision is shown below (Figure 9-3), and some high-level metrics are shown as well (Figure 9-4). The SHIP Phase 1 program is divided into SHIP-Digital and SHIP-RF, with Intel and Xilinx selected for Phase 1 on the digital side, and Northrop Grumman, Qorvo, GE Research, and Keysight Technologies selected for RF. Each of those teams created a plan in Phase 1 to establish a self-sustaining HI manufacturing capability as a commercial entity, for either digital or RF applications. The government is willing to make a significant initial investment, but the primary goal is for that capability to be self-sustaining. In SHIP Phase 2, Intel was selected for SHIP-Digital

²³ “Intel Wins US Government Project to Develop Leading-Edge Foundry Ecosystem,” August 23, 2021, Online at <https://www.intel.com/content/www/us/en/newsroom/news/intel-wins-us-project-develop-foundry-ecosystem.html#gs.hp0jt1>

²⁴ “RAMP-C Project TALX,” February 1, 2021, Online at <https://nstxl.org/wp-content/uploads/2020/12/RAMP-C-Project-TALX-Slides.pdf>

Phase 2 and Qorvo was selected for SHIP-RF Phase 2, for a total award of \$172.7M.²⁵ The Intel SHIP effort provides the U.S. government access to Intel’s advanced heterogeneous packaging technologies, including embedded multi-die interconnect bridge (EMIB), 3D Foveros, and Co-EMIB (combining both EMIB and Foveros).²⁶ The Qorvo SHIP effort provides access to Qorvo’s advanced technologies for RF to millimeter-wave state-of-the-art RF packaging capabilities.²⁷




Figure 9-3. Notional design and prototyping flow in the SHIP program.

Table 3 General Capacity and Capability for the SHIP-ATC

Category	IOC	FOC	Scale
Capacity: Volume (annual)	1k+	10k+	100k
Silicon interposer	Required	Required	Required
Organic interposer	Preferred	Required	Required
Utilize SOTA COTS FPGA ¹ and programmable devices	Required	Required	Required
Structured ASIC	Preferred	Preferred	Required
Security	ITAR	ITAR	Classified
Number of Chips/Package ²	4	8	12+
Supply Chain target	>50% US	>75% US	>90% US
Can process singulated die	Required	Required	Required
Can process up to 300mm wafers	Preferred	Required	Required
Can process 200mm wafers	Preferred	Preferred	Required

¹ Must include ability to integrate and test SOTA FPGA (<14nm), not required for RF centric applications

² Could include, but not limited to, memory, ADC/DAC, transceivers, optical couplers, ASIC, structured ASICs, etc.

Figure 9-4. High-level metrics for the SHIP program.

9.3 New Legislation for Government Funding for Semiconductor Manufacturing (5 Years)

It is notable that semiconductor manufacturing is getting a lot of visibility with the proposed “CHIPS for America Act.” These incentives and investments are substantial – on the order of \$52B – and the focus is on manufacturing. There is also \$2.5B for Advanced Packaging, in the form of a National Manufacturing Institute. This is where the

²⁵ “Department of Defense Announces \$197.2 Millions for Microelectronics,” Oct. 15, 2020, online at <https://www.defense.gov/News/Releases/Release/Article/2384039/departments-of-defense-announces-1972-million-for-microelectronics/>

²⁶ “Intel Wins US Government Advanced Packaging Project, October 2, 2020, online at <https://www.intel.com/content/www/us/en/newsroom/news/us-government-advanced-packaging-project.html#gs.hpc6vw>

²⁷ “Qorvo® Wins U.S. Government Project to Create Advanced, State-of-the-Art, RF Semiconductor Packaging Center, “, November 5, 2020, online at <https://www.qorvo.com/newsroom/news/2020/qorvo-wins-us-gov-project-to-create-advanced-state-of-the-art-rf-semiconductor-packaging-center>

Heterogeneous Integration Roadmap could help frame what is needed there, and we expect to explore this collaboration in 2021 and beyond. An additional point is the broad reach of the investments – DARPA, NSF, DoE, Dept of Commerce. That is an indicator that these manufacturing needs are not just for defense purposes. National security in electronics reaches beyond those traditional defense-specific requirements.

The CHIPS Act R&D programs, as shown in Figure 9-5, addresses the gaps in the US semiconductor ecosystem to provide the infrastructure to transition from R&D (TRL 1-4), to Prototyping (TRL 5-6) and Production (TRL 7+).




Figure 9-5. CHIPS Act R&D Programs.²⁸

The Semiconductor Industry Association (SIA) has been in the forefront in gathering support from the USG to reverse the many decades-long decline in US leadership in semiconductors. John Neuffer, SIA President and CEO, states:²⁹

“America’s economy, national security, tech leadership, and response to COVID-19 are built on semiconductors. To remain competitive on the global economic stage and ensure more of the chips our country needs are researched, designed, and produced on U.S. shores, Congress and the White House must act swiftly to fund the semiconductor provisions in the CHIPS for America Act.”

On June 8, 2021, the Senate passed legislation called the U.S. Innovation and Competition Act (USICA) (S.1260) by a strong bipartisan vote of 68-32. USICA includes \$52 billion to fund the semiconductor manufacturing, design, and research provisions in the CHIPS for America Act.³⁰ Not only would the USICA benefit the Department of Defense for national security, but it is considered vital to the economic vitality of many of our commercial industries including automotive, consumer, transportation, and IT sectors. SIA has issued a report that provides quotes from key industry leaders.³¹ The USICA is in the process of being funded by Congress.

Potential beneficiaries of the USICA funding include Intel,³² GlobalFoundries and Samsung. On July 19th 2021, GlobalFoundries said that it will build a second factory near its Malta, New York, headquarters, and spend \$1 billion

²⁸ “NIST Budget Update”, Online at <https://www.nist.gov/system/files/documents/2021/10/25/6.Boehm%20-%20Budget%20Situation%20Update.pdf>

²⁹ “New Report Highlights Strength of U.S. Semiconductor Industry and Continued Challenges,” Sept 27, 2021, SIA, Online at <https://www.semiconductors.org/new-report-highlights-strength-of-u-s-semiconductor-industry-and-continued-challenges/>

³⁰ “Senate Passage of USICA Marks Major Step Toward Enacting Needed Semiconductor Investments,” June 8, 2021, online at <https://www.semiconductors.org/senate-passage-of-usica-marks-major-step-toward-enacting-needed-semiconductor-investments/>

³¹ “What They’re Saying: Fund the CHIPS for America Act,” SIA, online at https://www.semiconductors.org/wp-content/uploads/2021/04/What-They-Are-Saying-Fund-the-CHIPS-for-America-Act_FINAL.pdf

³² “Intel: Committed to Domestic Chip Manufacturing,” Online at <https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/home.html>

to boost output to address the global chip shortage.³³ On November 24, 2021, Samsung Electronics Announces New Advanced Semiconductor Fab Site in Taylor, Texas with \$17B in investments.³⁴

A second key piece of legislation, “The Facilitating American-Built Semiconductors (FABS) Act,” has been proposed in 2021. This legislation proposes a 25 percent investment tax credit for investments in semiconductor manufacturing, both for manufacturing equipment and for the construction of semiconductor manufacturing facilities. The proposal includes incentives for the manufacture of semiconductors, as well as for the manufacturing of the specialized tooling equipment required in the semiconductor manufacturing process. As of Oct. 28, 2021, the reconciliation package included a modified version of the Facilitating American-Built Semiconductors (FABS) Act, legislation to provide an investment tax credit to incentivize semiconductor manufacturing in the United States.

A comprehensive State of the Industry Report was issued by SIA on September 27, 2021. Key findings include:

- Despite the uncertainty in demand caused by the COVID-19 pandemic, the global market grew substantially in 2020, and the outlook is strong for the remainder of 2021 and beyond.
- For some business model subsegments, the U.S. industry lags its Asian-based competitors.
- Industry R&D expenditures are consistently high, reflecting the inherent link between U.S. market share leadership and continued innovation.
- The U.S. semiconductor industry maintains one of the highest levels of R&D as a percentage of sales of any U.S. industry.
- U.S. semiconductor manufacturing capacity has significantly decreased as a share of global capacity.

9.4 Modular Single-Wafer Fabrication (5 to 10 Years)

Recent research in Japan is developing a concept called “minimal fab” which is an early example of the type of solution that could enable high-mix, low-volume production of semiconductors with approaches more typical of high-volume manufacturing. Small lots manufactured in this low-overhead approach could be an enabler for heterogeneous integration, especially for low to medium volumes as in A-D.



Figure 9-6. Minimal modular wafer fabrication technology.

TOKYO Semiconductor start-up NEITAS has succeeded in creating semiconductor components in 20 hours – just a fraction of the time normally required – using a “minimal fab,” a system that can produce even a single wafer with low capital spending. The breakthrough was confirmed jointly with Toyohashi University of Technology in

³³ “GlobalFoundries to build New York factory, boost chip output,” July 19, 2021, online at <https://www.reuters.com/technology/globalfoundries-build-new-factory-new-york-boost-output-chip-shortage-2021-07-19/>

³⁴ “Samsung Electronics Announces New Advanced Semiconductor Fab Site in Taylor, Texas,” Online at https://news.samsung.com/global/samsung-electronics-announces-new-advanced-semiconductor-fab-site-in-taylor-texas?utm_source=nr_linkedin&utm_medium=social

Toyohashi, Aichi Prefecture. The company plans to set up a contract fabrication plant in Okinawa by the end of the year with the aim of achieving 10 billion yen (\$88.4 million) in sales by 2020.³⁵

The minimal fab was born at the National Institute of Advanced Industrial Science and Technology (AIST) in Tsukuba, Ibaraki Prefecture. It can manufacture semiconductors using small wafers just 12.5mm, or 0.5 inch, in diameter. Masks are not required because of novel lithography. Using a maskless technology developed at Toyohashi University, the equipment is capable of defining 0.8 micron dimensions. Although this is quite coarse for CMOS FEOL, this is in the right ballpark for BEOL linewidths, so the most advanced lithography tools are not needed. Clean rooms are also unnecessary because the processing is performed in enclosed spaces within the equipment.

At "SEMICON Japan 2017"³⁶, Minimal Fab exhibited their equipment that houses self-contained processing capability for wafer cleaning, and exposure for wafers as small as 0.5 inch. A minimal shuttle container is used to move the wafer between processing machines. This type of equipment is suitable for small-lot production and is useful for research and development with drastically reduced capital costs. Minimal Fab is working with Disco, Ishii Craft Research Institute, Apic Yamada and others to foster a minimal-equipment ecosystem. Yokogawa Solution Service³⁷ will act as a contact point to order and sell various equipment from different manufacturers.³⁸

Yokogawa list suitable tools for the customer requirement.

Yokogawa provide the solution using the extensive experience of both Minimal tools and conventional one.

HYBRID PROCESS

Yokogawa propose to apply conventional tools by setting the wafer on the adaptor to compensate the lack of tools of minimal fab.




Figure 9-7. Minimal Fab’s approach to low-volume semiconductor fabrication without clean-room.


In 2019, the Minimal Fab approach was used to fabricate ICs for use in space electronics (Figure 9-8), in a joint effort with Japan Aerospace Exploration Agency (JAXA) and Japan’s National Institute of Advanced Industrial Science and Technology (AIST). While this is still in development, it is an interesting proof point for a new approach to semiconductor manufacturing that could prompt additional work on concepts that could help address the specific challenges of A&D electronics.

³⁵ <https://asia.nikkei.com/Business/Biotechnology/Minimal-fab-tech-promises-faster-cheaper-chip-production>

³⁶ <https://www.ewarrant-sec.jp/article/%E3%81%8B%E3%81%AE%E3%81%86%E3%81%A1%E3%81%82%E3%82%84%E3%81%93%E3%81%AE%E3%80%8Csemicon-japan-2017%E3%80%8D%E3%83%AC%E3%83%9D%E3%83%BC%E3%83%88/>

³⁷ <https://www.yokogawa.com/yjp/biz/semi/minimal-fab.htm?nid=left>

³⁸ <https://etimes.jp/ee/articles/1712/18/news033.html>



The Photo of fabricated IC (left) and packaged chip (right)

Figure 9-8. This device was made with Minimal Fab's equipment, for use in space electronics. The chip is 2 mm x 2.5 mm, with 1338 transistors. (<https://global.jaxa.jp/press/2019/05/20190510a.html>)

10. DARPA Electronics Resurgence Initiative (ERI)

In 2018, DARPA's Microsystem Technology Office (MTO) launched the Electronics Resurgence Initiative (ERI).³⁹

- Today's critical Department of Defense (DOD) systems and platforms rely on advanced electronics to address national security objectives.
- To help tackle obstacles facing a half-century of electronics advancement, DARPA launched the Electronics Resurgence Initiative (ERI) – a five-year, upwards of US\$1.5 billion investment in the future of domestic electronic systems.

Figure 10-1 shows the updated vision of ERI from DARPA's ERI Summit in August 2020. Heterogeneous integration is the cornerstone of many ERI programs, facilitating capabilities possible only with a diversity of devices.




Figure 10-1. DARPA's Electronics Resurgence Initiative is structured around heterogeneous integration. (<https://eri-summit.darpa.mil/what-is-eri>)

11. Supply Chain

11.1 International Supply Chain

The NDIA Trusted Microelectronics Team 1 Report asks: "Increasing Supply Chain Complexity: Commercially available capability (complex global infrastructure involved in SOTA designs; Fabs, IP, Packaging, Testing, etc.) is rapidly increasing, accomplished through a complex disaggregated supply chain that is fragile and subject to compromise. How can it be safely utilized?"⁴⁰

³⁹ <https://www.darpa.mil/news-events/electronics-resurgence-initiative-summit>

⁴⁰ <http://www.ndia.org/-/media/sites/ndia/divisions/working-groups/tmjwg-documents/ndia-tm-jwg-team-1-white-paper-finalv3.ashx?la=en>

- Foundries concentrated in Asia
- Chinese players growing
- Increasingly consolidated among leaders




Figure 11-1. IC manufacturing in a globalized independent supply chain.⁴¹

Access must also be reiterated here as a critical challenge and concern. While access to trusted components is already understood as a core concern, simple access to the parts needed from the larger global electronics industry base is an even larger concern. Figure 11-1 describes this concern, and emphasizes the need to take seriously the larger strategic issue of continued assured access to components for our current and future DoD systems.

This is a major concern as the globalization and consolidation of microelectronics companies is driven by demand in the commercial markets rather than by the needs within the Defense markets. Achieving continued assured access to advanced microelectronics components is imperative for the DoD to maintain the strongest Defense and Intelligence communities in the world. Without a coherent national strategy, the US government risks losing its ability to protect its key systems, and the US microelectronics industry will lose its leadership role in this critical market. Figures 11-2 through 11-5 provide recent data on geographic distribution of semiconductor manufacturing leaders.

Figure 11-6 shows the distribution of semiconductor industry market share by activities versus countries. Most EDA tools and IP creation is from the US and/or Europe. The US share of wafer fabrication is now down to 12% and is dominated by Asian countries. That the US share of packaging is 2% points to the need for on-shore IC packaging through USG programs like SHIP and corporate investments.

⁴¹ Found at <http://www.businessdefense.gov/Portals/51/Documents/Resources/2016%20AIC%20RTC%2006-27-17%20-%20Public%20Release.pdf?ver=2017-06-30-144825-160>

Table: Ranking of the Global Top 10 Foundries by Revenue, 1Q20 (Unit: Million USD)


Ranking	Company	1Q20E	1Q19	YoY	M/S
1	TSMC	10,200	7,096	43.7%	54.1%
2	Samsung	2,996	2,586	15.9%	15.9%
3	GlobalFoundries	1,452	1,256	15.6%	7.7%
4	UMC	1,397	1,057	32.2%	7.4%
5	SMIC	848	669	26.8%	4.5%
6	TowerJazz	300	310	-3.3%	1.6%
7	VIS	258	224	14.9%	1.4%
8	PSMC	251	178	41.2%	1.3%
9	Hua Hong	200	221	-9.4%	1.1%
10	DB HiTek	158	139	13.8%	0.8%
Top 10 Total		18,060	13,737	31.5%	95.7%

Notes:

1. Samsung's revenue includes revenues from its System LSI unit and its foundry business
2. GlobalFoundries' revenue includes revenue generated by the chip manufacturing unit that it acquired from IBM
3. PSMC's revenue includes its foundry revenue only
4. Hua Hong's revenue includes figures from its publicly disclosed revenue only

Source: TrendForce compiled this table with data from the respective foundries, Mar. 2020

Figure 11-2. Foundries are concentrated in Asia.



*Includes 300mm capacity for O-S-D devices from Sony, Infineon, Samsung, SK Hynix, and Alpha & Omega
Source: IC Insights

Figure 11-3. Although 25% of WW wafer capacity is owned by North American companies, only 11% of it is in North America.

Pure-Play Foundry Market by Region




Figure 11-4. All foundry growth in 2019 was driven by customers in China.

Table: 1Q20 Global Top 10 OSAT Companies' Revenue Ranking (Unit: Million USD)

Rank	Company	1Q19 Revenue	1Q20 Revenue	1Q20 Market Share	1Q20 Revenue Growth YoY
1	ASE	1,116	1,355	23.0%	21.4%
2	Amkor	895	1,153	19.5%	28.8%
3	JCET	600	818	13.8%	22.7%
4	SPIL	666	806	13.7%	34.4%
5	Powertech	469	624	10.6%	33.1%
6	TFME	253	310	5.3%	27.1%
7	TSHT	244	242	4.1%	-4.0%
8	KYEC	171	232	3.9%	35.9%
9	ChipMOS	145	185	3.1%	27.8%
10	Chipbond	152	177	3.0%	16.4%

Note 1: ASE's revenue includes its revenues from OSAT operations after subtracting for SPIL's

Note 2: Total market share in this table includes only the 10 listed companies

Source: TrendForce, May 2020

Figure 11-5. The top OSATs are concentrated in Asia. (Amkor has US HQ but all production overseas.)

SEMICONDUCTOR INDUSTRY VALUE ADDED BY ACTIVITY AND REGION 2019 (%)




Figure 11-6. Semiconductor Industry Market share by Countries.²²

Finally, there is the White House report on “Resilient Supply Chains, Revitalizing American Manufacturing, and Fostering Broad-based Growth,” Executive Order E.O. 14017. It addresses:⁴²

- A COVID-19 Response Team has drastically expanded the manufacture of vaccines and other essential supplies, enabling more than 137 million Americans to get fully vaccinated.
- Working with companies that manufacture and use semiconductor chips to identify improvements in supply chain management practices that can strengthen the semiconductor supply chain over time.
- The Department of Defense (DOD) has announced an investment in the expansion of the largest rare earth element mining and processing company outside of China to provide the raw materials necessary to help combat the climate crisis.
- Working to address critical cyber vulnerabilities to U.S. supply chains and critical infrastructure, including issuing E.O. 14028 on “Improving the Nation’s Cyber Security.”

12. Aerospace and Defense Roadmap, Rev. 0.4

Figure 12-1 is the first high-level roadmap table for HIR A&D. This is more qualitative than quantitative at this point, but we expect that to evolve somewhat as we drill down with more specifics. There will also be links to other HIR chapters with more details on certain topics, such as photonics, thermal management, and 3D interconnect. The A&D TWG will work on gathering inputs for the version that will appear in the 2022 update.

⁴² “FACT SHEET: Biden-Harris Administration Announces Supply Chain Disruptions Task Force to Address Short-Term Supply Chain Discontinuities;” online at <https://www.whitehouse.gov/briefing-room/statements-releases/2021/06/08/fact-sheet-biden-harris-administration-announces-supply-chain-disruptions-task-force-to-address-short-term-supply-chain-discontinuities/>

Area	Metric	SOTA 2021	2025	2030	2035
Performance	Frequency	Higher freq., lower P	Millimeter-waves (to 100 GHz)	Terahertz (100 to 300 GHz)	300 GHz
	Power	Higher freq., lower P	Up through Ka-Band	Up through W-band	
	Thermal				
Design	Tools	Point solutions			
	Interfaces	CHIPS AIB (early traction)	Broad adoption of AIB 2.0 + roadmap	AIB-3D	
	IP reuse	Chiplets (broad interest)	Business model adoption		
Semiconductor Fabrication					
Integration	RF + digital	Separate packages	SHIP Digital SHIP RF	Monolithic Integration III-V and Silicon R&D	Monolithic Integration Production
	3D monolithic	N/A	III-V and Silicon early development	III-V and Silicon R&D Low-Rate Production	III-V and Silicon HVM
	3D	HBM, 3D layered NAND	True HI in 3D (DARPA 3DSoC)		
	Photonics	R&D (e.g. DARPA PIPES)			
Reliability	HI standards	DoD discussions	Power (GaN) and high V		
	Rework/redundancy	Custom solutions	Strategy based on standard analysis		
Supply Chain	Components	International ad hoc	“Zero trust” solutions		
	Assembly	US-only, lagging and/or proprietary tech	On-shore HVM-like interposers, FOWLP	Flow for any volume, price, TAT	
	Security	Trusted facilities	“Zero trust” (data-based; <i>need metrics</i>)	Quantifiable Assurance	
	Obsolescence	Lifetime buys			

Figure 12-1. Rev 0.1 of the HIR A&D high-level roadmap, to be fully updated in the 2022 edition.

13. HIR Aerospace-Defense TWG Team

Name	Affiliation	Role
Tim Lee	Boeing	Co-chair
Jeff Demmin	Keysight Technologies	Co-chair
Tom Kazior	DARPA	Member
Dan Blass	Lockheed Martin	Member
Susan Trulli	Raytheon	Member
Kenji Miyake	Minimal Fab	Member

Edited by Paul Wesling