

# Co-Design for Heterogeneous Integration

#### **Jose Schutt-Aine**

**Co-Chair: Chris Bailey** 











#### **Brain-Inspired AI Chiplets**





SOURCE: Wei Wang, Wenhao Song, Peng Yao, Yang Li, Joseph Van Nostrand, Qinru Qiu, Daniele Ielmini and J. Joshua Yang, "Integration and Co-design of Memristive Devices and Algorithms for Artificial Intelligence", *iScience 23, 101809*, December 18, 2020













## The Problem of Disagreggation



Architecting an IC as a chiplet-based SiP rather than a SoC is referred to as disaggregation of function. Today, it is performed *ad hoc*; there is no established methodology to optimize the disaggregation, i.e., to determine how many separate chiplets should be used in order to meet specifications. Once chiplet design is democratized, there will be more choices from different vendors which could make the process more chaotic.











#### **Automating Disagreggation**

HETEROGENEOUS INTEGRATION ROADMAP

- Implement co-design into EDA tools
- Assist with AI/ML
- Integrate interconnection standards (e.g. UciE, BoW)





[1] Shahab Ardalan, Ramin Farjadrad, Mark Kuemerle, Ken Poulton, Suresh Subramaniam, Bapiraju Vinnakota, "Chiplet Communication Link: Bunch of Wires (BoW)", IEEE Micro, Jan/Feb 2021















# **Co-Design Challenges**



ECTRON

6/20

Current co-design methods are simply a cascade or combination of independent solutions. Real co-design requires concurrent solution from a formulation that accounts for all multi-physics interactions while embodying conflicting requirements













#### **Power Delivery for Chiplet-Based SiP**



Chiplets must be positioned in their respective locations and provided with paths through the power distribution network. There can be multiple power domains. Package builder tools are used to automate the placement of vias, ball grid arrays and traces to the PDN. To mitigate supply voltage fluctuations decoupling capacitors ("decaps") are placed on the PCB, package substrate, package interposer, and the silicon dies.



# **Computational Bottleneck**



Many problems take too long to simulate and thus make it to difficult to predict the "what if" scenarios. This slows down the design process. This gets exacerbated when handling multiphysics situations (e.g. electrical + thermal) One approach is to first start with simplest possible models that will capture some physics and produce meaningful outputs

**Top View** 



BoW traces for chiplet-to-Chiplet 1 Chiplet 2 chiplet communication BoW trace **Chiplet 1 PDN** top buildup core Chiplet 2 PDN top buildup core bottom buildup PDN – power and ground vias semi Society

Chiplet-based design with PDN and D2D network

For 50 X 50 µBGA structure, extraction of network parameters takes more than a week!





#### **Computational Bottleneck -- Research Needs**

- Methodical abstractization
  - Compact models
  - **Reduced-order models**
  - Behavioral models



Decision making

Design

variables

• etc.

Chiplet arrangement

I/O interface standards (AIB)

Package geometry

• Faster verification platforms (>10X)

Multi-physics solvers (EM , thermal management, materials)

Transistor-level circuit simulation

AI/ML assisted solutions

Optimization, mitigation of uncertainty











3D EM model



Objectives

Jitter

Noise

• etc.

Eve width/height

Circuit

simulation



## Conclusion



- Brain-inspired computing will be major driver for HI
- Chiplet Disagreggation + PDN Higher level of complexity
- Can only be resolved by Co-design
- Real Co-Design is far more complex
- Abstractize multi-physics models
- Make use of AI and ML techniques











