

Advanced Manufacturing
&
Multichip Integration TWG

Technical Working Group

February 22, 2024


Today's Speakers



Bill Chen
ASE Group



Kris Erickson
META



Sheng Li
Intel



Abhijit Dasgupta
UMD



Lei Shan
Ampere



Benson Chan
Binghamton Univ.



Annette Teng
SUNY Polytechnic



Ivy Qin
Kulicke and Soffa Industries



Mark Gerber
ASE Group



Srikanth Rangarajan
Binghamton Univ.



Advanced Manufacturing & Multichip Integration

1. **Electrical Performance**
2. **Thermal Management**
3. **Mechanical Engineering**
4. **Adv Manufacturing & Package Assembly**
5. **Wire bond Innovations**
6. **Flip Chip & Hybrid Bonding**
7. **Advanced Substrate**
8. **Additive Manufacturing**
9. **Reliability (Spun-Off: full TWG 2021)**
10. **Solder & Electromigration**

Lei Shan
Srikanth Rangarajan
Benson Chan
Annette Teng
Ivy Qin
Mark Gerber
Sheng C Li
Kris Erickson
Abhijit Dasgupta
Eric Cotts

William (Bill) Chen & Annette Teng TWG Chair & Co-Chair

SINGLE & MULTICHIP ROADMAP METRICS


<i>Year of Production</i>	2022	2023	2024	2025	2026	2027	2028
<i>On-chip feature size (nm)</i>							
Memory (DDR/HBM)	7	5	5	5	3	3	3
Smart Phone / Laptop	5	3	3	3	2	2	2
High-performance (note1), chiplet/monolithic	5	3	3	3	2	2	2
<i>Core Voltage (Minimum Volts)</i>							
Memory (DDR/HBM)	1.1	1	1	1	0.9	0.9	0.9
Smart Phone / Laptop	0.8	0.75	0.75	0.75	0.7	0.7	0.7
High-performance	0.8	0.75	0.75	0.75	0.7	0.7	0.7
<i>Package Pin count Maximum</i>							
Memory (DDR/HBM)	288/3200	288/3200	288/3200	288/3200	350/4700	350/4700	350/4700
Smart Phone / Laptop	1212/7000	1275/7600	1275/7600	1275/7600	1396/8400	1396/8400	1396/8400
High performance (note3)	7800	7800	9600	9600	9600	11200	11200
<i>Minimum Package Dimension (mm)</i>							
Memory (DDR/HBM)	133/10	133/10	133/10	133/10	133/12	133/12	133/12
Smart Phone / Laptop	50	55	55	55	60	60	60
High-performance	87	87	95	95	95	110	110
<i>Performance: On-Chip</i>							
Memory (DDR/HBM), MHz	800	1000	1000	1200	1200	1600	1600
Smart Phone / Laptop, GHz	3.2	4	4	4.8	4.8	5.2	5.2
High-performance, GHz	8	8	9.6	9.6	11.2	11.2	11.2
<i>Interconnect: Chip-to-Chip (note4)</i>							
Memory (DDR/HBM), Gb/s	4.8/3.6	4.8/5.2	5.6/6.4	6.4/7.2	7.2/8.0	8.0/9.6	9.6/9.6
Smart Phone / Laptop, Gb/s	100	100	100	200	200	200	200
High-performance, Gb/s	32	32	32	64	64	64	112
<i>Interconnect: Pkg-to-Board</i>							
Memory (DDR/HBM), Gb/s	8/6.4	8/6.4	9.6	12.8	16	25	25
Smart Phone / Laptop, Gb/s	100	100	100	200	200	200	200
High-performance, Gb/s	56	56	64	64	112	112	224

UCIe to Enable Low-Power & High-Bandwidth Chiplet Integration

Characteristics / KPIs	Standard Package	Advanced Package	Comments
Characteristics			
Data Rate (GT/s)	4, 8, 12, 16, 24, 32		Lower speeds must be supported -interop (e.g., 4, 8, 12 for 12G device)
Width (each cluster)	16	64	Width degradation in Standard, spare lanes in Advanced
Bump Pitch (um)	100 – 130	25 - 55	Interoperate across bump pitches in each package type across nodes
Channel Reach (mm)	<= 25	<=2	
Target for Key Metrics			
B/W Shoreline (GB/s/mm)	28 – 224	165 – 1317	Conservatively estimated: AP: 45u for AP; Standard: 110u; Proportionate to data rate (4G – 32G)
B/W Density (GB/s/mm ²)	22-125	188-1350	
Power Efficiency target (pJ/b)	0.5	0.25	
Low-power entry/exit	0.5ns <=16G, 0.5-1ns >=24G		Power savings estimated at >= 85%
Latency (Tx + Rx)	< 2ns		Includes D2D Adapter and PHY (FDI to bump and back)
Reliability (FIT)	0 < FIT (Failure In Time) << 1		FIT: #failures in a billion hours (expecting ~1E-10) w/ CXi Flit Mode

Optimization Opportunities for heterogeneous integrated packages

Constrained by overall footprint and height of the package module








Warpage Engineering, Chip-Package-Interaction (CPI)

Warpage Engineering

Assembly stress due to warpage is the largest contributor to failures in packaging. Some of the variables leading to the warpage include substrate materials, copper distribution (wiring density), number of layers, underfill material, die thickness, processing temperatures, humidity...

Reducing warpage and stress will contribute to higher yields and better reliability

As interconnect pitches go down, the warpage window for packages will be reduced



WARPAGE REDUCTION ROADMAP



HETEROGENEOUS
INTEGRATION ROADMAP

Table 2: Warpage Allowance across two market segments


		2018	2019	2020	2023	2026	2029	2030
Year of Production								
Pitch (mm)								
HPC	1.0	-0.13, +0.21	-0.11, +0.18	-0.11, +0.18	-0.11, +0.18	-0.10, +0.16	-0.08, +0.16	-0.08, +0.17
		-0.13, +0.20	-0.11, +0.18	-0.11, +0.18	-0.11, +0.18	-0.10, +0.15	-0.08, +0.15	-0.08, +0.16
	0.8	-0.13, +0.21	-0.11, +0.18	-0.11, +0.18	-0.11, +0.18	-0.10, +0.16	-0.08, +0.16	-0.08, +0.17
		-0.10, +0.10	-0.09, +0.09	-0.09, +0.09	-0.09, +0.09	-0.08, +0.08	-0.07, +0.07	-0.07, +0.07
	0.65	-0.10, +0.10	-0.09, +0.09	-0.09, +0.09	-0.09, +0.09	-0.08, +0.08	-0.07, +0.07	-0.07, +0.07
		-0.09, +0.09	-0.08, +0.08	-0.08, +0.08	-0.08, +0.08	-0.07, +0.07	-0.065, +0.065	-0.065, +0.065
0.5	-0.09, +0.09	-0.08, +0.08	-0.08, +0.08	-0.08, +0.08	-0.07, +0.07	-0.065, +0.065	-0.065, +0.065	
	-0.08, +0.08	-0.07, +0.07	-0.07, +0.07	-0.07, +0.07	-0.07, +0.07	-0.065, +0.065	-0.06, +0.06	
0.4	-0.08, +0.08	-0.07, +0.07	-0.07, +0.07	-0.07, +0.07	-0.07, +0.07	-0.065, +0.065	-0.06, +0.06	
	-0.07, +0.07	-0.065, +0.065	-0.065, +0.065	-0.065, +0.065	-0.06, +0.06	-0.06, +0.06	-0.055, +0.055	
Mobile	0.3	-0.07, +0.07	-0.065, +0.065	-0.065, +0.065	-0.065, +0.065	-0.06, +0.06	-0.055, +0.055	-0.055, +0.055
		-0.06, +0.06	-0.055, +0.055	-0.055, +0.055	-0.055, +0.055	-0.05, +0.05	-0.045, +0.045	-0.045, +0.045
	0.25		-0.055, +0.055	-0.055, +0.055	-0.055, +0.055	-0.05, +0.05	-0.045, +0.045	-0.045, +0.045
				-0.055, +0.055	-0.055, +0.055	-0.05, +0.05	-0.045, +0.045	-0.045, +0.045
	0.2				-0.055, +0.055	-0.05, +0.05	-0.045, +0.045	-0.045, +0.045
						-0.045, +0.045	-0.045, +0.045	-0.045, +0.045
0.15					-0.045, +0.045	-0.045, +0.045	-0.045, +0.045	
					-0.025, +0.025	-0.025, +0.025	-0.025, +0.025	
0.1					-0.025, +0.025	-0.025, +0.025	-0.025, +0.025	
					-0.020, +0.020	-0.020, +0.020	-0.020, +0.020	

Manufacturable solutions exist, and are being optimized



Manufacturable solutions are known

Interim solutions are known


Manufacturable solutions are NOT known



HI Single and Multi Chip Manufacturing




* Represents multiple process steps




Annetteng@promex-ind.com

HI ASSEMBLY KEY CHALLENGES







When pushing the limit,
there's no room for error

Annetteteng@promex-ind.com



Adapted from
S. W. Liang, Gene C.
Y. Wu, K. C. Yee, C.
T. Wang, Ji James
Cui, and Douglas C.
H. Yu
"High Performance
and Energy Efficient
Computing with
Advanced SoICTM
Scaling" 2022 ECTC,
Taiwan
Semiconductor
Manufacturing
Company

WAFER SINGULATION




Source: DISCO




Annetteteng@promex-ind.com

Increased Interconnect Density


The finest inline pitch of wire bonding has remained around 35µm. However, wire bonding interconnect density continuously increases through higher level of system integration such as SiP, stack die and Multi-tier packages.



SiP with Die to Die Wire Bond Interconnect



High Density Multi-tier Package



Stacked Memory Device

Flip Chip Interconnect Pitch Roadmap –HIR 2023

Table HI-4 Chip-to-package Substrate Technology Requirements (Updated Nov 2023)


Year of Production	2018	2019	2020	2021	2022	2023	2025	2028	2031	2034
Flip Chip Pitch										
Flip Chip- Large Body Solder >12mm Sq Die	135	130	130	130	130	130	130	130	130	130
Flip Chip- Small Body Solder <12mm Sq Die	135	130	130	130	130	130	130	130	130	130
Flip Chip - Cu Pillar Small Body <12mm Sq Die (Periphery Staggered, Inline Same as large Body Cu)	40/80	30/60	30/60	30/60	30/60	20/40	15/30	15/30	15/30	15/30
Flip Chip- Cu Pillar Large Body >12mm Sq Die	120	110	110	110	110	105	100	90	90	80
Flip Chip Solder - COW	50	50	50	50	50	50	50	50	50	50
Flip Chip Cu Pillar -COW (Chiplets on Si)	40	40	40	35	30	30	22	16	13	10
Flip Chip Cu Pillar -COW (Chiplets on RDL)	50	50	45	45	45	45	40	40	30	30
Wafer to Wafer Cu to Cu Interconnect	5	5	5	2	2	2	2	1	1	1
Die to Wafer Cu to Cu Interconnect (Hybrid)	30	20	20	9	9	9	6	6	3	3
Embedded Die In Substrate Interconnect Pitch	120	120	120	120	90	70	60	50	50	50
<i>Manufacturable solutions exist, and are being optimized</i>										
<i>Manufacturable solutions are known</i>										
<i>Interim solutions are known</i>										
<i>Manufacturable solutions are NOT known</i>										

Hybrid Bonding Enabling Next Generation of Chiplets






HETEROGENEOUS INTEGRATION ROADMAP

Wafer to Wafer Bonding



Source: Power Pulse

Millions of Chiplet Packages




Package Cross-section #2

Die To Wafer Bonding

Hybrid Bond Interface


9 μm Pitch




Source: Yole Development




Glass Core Substrate



(Source: Intel)




Glass Panel with Through Glass Vias (TGV)



X-section of a substrate test vehicle with 3 RDLs and 75um TGVs for client products

Glass core substrates enable significant improvement to both electrical and mechanical properties

- Tunable Modulus and CTE closer to silicon → Large form factor enabling
- Dimensional stability → Improved feature scaling
- Low Loss → High speed signaling
- High (~10x) through-hole density → Improved routing and signaling
- Higher Temperature Capability → Advanced integrated power delivery




(Source: Intel)


Fully assembled glass substrate

Additively Manufactured Electronics (AME)

AME = Printed Conductor + (Printed/Existing) Dielectric + (optional) Additional Processes and with permissions from IDTechEx



Printing Methods for Electronics: Resolution vs Throughput





HI System reliability



Prognostics and Health Management

Fusion of bottom-up physics and top-down AI approaches

Machine Learning & Artificial Intelligence



Degradation and Failure Mechanisms



Reliability Physics

Modes/Mechanisms/Models for degradation & failure



HETEROGENEOUS INTEGRATION ROADMAP

Electrical Thermal Moisture Thermo-mechanical Mechanical DfR Methods MfR Methods

Multiphysics

Devices

Multiscale

Interconnects

Packaging/ System

Module/System

Multiscale Integration	Multi Physics	Electrical Stress		S/P (Electrical Performance)	Thermal Analysis	Moisture		Thermal Mechanical Stress		Mechanical Stress		Thermal Interaction with S/P	Stress Interaction with S/P	Simulation/Modeling and Co-design Flows		Manufacturing Variability	Material Property and Variability	
		Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	EDA Flows	PDK/ADK		
Transistor	FinFET and GAA	Leakage current, ripple currents, unstable performance and ESD	N/PBTI models with recovery; HCI model; TDDB Weibull model; Oxide & junction breakdown model	Transistor SPICE	FinFET SHE	No known failures	None	FinFET SHE channel stress; μ bump/CA bump/TSV; system level stresses	FinFET SHE Models; CFI Model; Piezo-electrical models	No known failures	None	SHE effect on SPICE parameters	Influence of Si stress on SPICE parameters	Effects of degradation mechanisms and process variabilities on electrical functionality	Cadence; Balqurt; Mentor Graphics		Integrate of degradation models into Device SPICE Model	
Interconnects	MEOL/BEOL Metal/Via /ELK	Electromigration; Inter Layer Dielectric ELK Breakdown; MEOL Oxide Breakdown; ESD	Electromigration model; Dielectric breakdown model	Extraction of RLC Model	Joule Heating simulation; SHE effects on MEOL/BEOL	Pad and underline metal corrosion; Cu/ELK delamination & Cu loss/diffusion	Electrochemical corrosion; Interface degradation due to moisture absorption; Barrier metal oxidation	SHE failure in Cu/ELK, MEOL, BEOL, μ bump, TSV; RDL failures from package stress, Cu fatigue; Low/ELK layer cracking & delamination	Crep induced voiding; CTE mismatch; SHE induced localized thermal cycling	Low/ELK layer cracking & delamination	Fatigue by bending	Joule/SHE temp effects on RLC	Effect of Cu/ELK stress on RLC	CFI induced Cu/ELK cracking; JHE/SHE stresses; stress from bumps/TSV/RDL & Packaging	Ansys Mentor			
	PREOL RDL/Dielectric	RDL/UBM Electromigration	Electromigration	Extraction of RDL RLC Model	BEOL Joule/SHE effect on RDL temperature	Cu dendrite	Electro-chemical corrosion	RDL cracking	μ bump/TSV/ Package/ Board effects on RDL stress			Effect of RDL temp on electrical model	Effect of RDL stress on electrical model	CFI/CBI induced failures; RDL cracking & delamination		Effect of temp and stress on RDL EM		
	Au/Cu Wirebonding	Electromigration				IMC Corrosion		Bond wire fatigue		Cu/ELK cracking	Bonding force models							
	μ bump/CA Bump/UBM	Electromigration induced voids	Black's model; Multiphysics EM model including electron, thermal gradient, stress gradient and atomic diffusion	μ bump electrical model	Die Internal Joule/SHE temp effect & external temp effect on bump temperature	UBM delamination	Galvanic effect (electro-chemical reaction)	Bump joint cracking; Under Bump ELK cracking; Under pad cracking in substrate	CTE mismatch induced Fatigue	Tensile stress causes bump peak; cracks at μ bump; UBM and interface	Fracture/fatigue from shock, drop, impact, Vbr; e.g. in die attach, dielectric layer, inter-poser, UBM, solder joints	Effect of temp on bump electrical model	Effect of bump stress on electrical model	Multi Physics Bump EM - local current, temp, temp gradient and stress effect on μ bump EM	Bump fatigue: effect of local temp & stress on fatigue life		Package material thermal/mechanical properties; Die metal stack and thermal/mech properties; μ bump/CA bump/TSV thermal/mechanical properties	
TSV/Interposer/EMIB	Electromigration; Barrier Dielectric breakdown	Black's model; Multiphysics EM model including electron, thermal gradient, stress gradient and atomic diffusion	TSV electrical model	Internal Joule/SHE temp effect on the TSV; External temp effect on TSV temp.			Cu pumping/TSV pop-up	Cu extrusion due to CTE mismatch with Si; plastic ratcheting at high temp			Effect of TSV temp on electrical model	Effect of TSV stress on electrical model	TSV EM response to local current, temp and stress; TSV Pop out and stress effect TSV barrier delamination	Barrier breakdown - flow does voltage/current, temp and stress effect TSV barrier BD		Barrier breakdown - flow does voltage/current, temp and stress effect TSV barrier BD		
Packaging/ System	Passivation	Passivation cracking	EOS induced cracking			Passivation cracking & delamination; underfill/Mold compound delamination		Passivation cracking	CFI stress in SiN								Fracture criteria; Void initiation and propagation criteria; Interconnect fatigue/creep model; Package interface fracture criteria; Moisture diffusion and vapor pressure model; IMC thermal/mech/electrical properties; Photonics optical properties	
	Underfill					Underfill to die/substrate delamination; underfill swelling	Moisture degradation in underfill & at interfaces	Bump joint cracking	Solder joint fracture and fatigue due to underfill expansion									
	High Density Substrate	Metal trace electromigration		Package Substrate RLC model extraction	Co-thermal sim from die to package	Metal trace corrosion		Metal trace/via cracking			Thermal - electrical performance interactions	Mechanical - electrical performance interactions	Cu trace EM - effect of local current, temp and stress	Thermal & mechanical effect on Cu trace/via cracking				
	Wafer Level Package (Wafer Level Package)							Warpage										
	2.5D Interposer Package (Cu/Red and EMIB, etc)								Warpage; Embedded die delamination from substrate & sidewall; via & μ bump cracking & delamination; Solder/TSM delamination									
	3D Package (Power, etc)								FinFET Ion shift (due to TSV/Si CTE mismatch, μ bump stress, shrinkage of underfill & EMC); TSV effects on BTI/HCI; BEOL cracking; Cu pillar joint failure; Mold compound pop-corn; conductive adhesive cracking									
Chiplet/ROD	ESD							Die edge cracking; Under bump ELK cracking										
Module/ System	Printed Circuit Board Assembly	Leakage current and shorts from Conductive Element formation	electro-chemical metal migration	PCB Board electrical model	TCO-thermal sim from die to package to system	Leakage current and shorts from loss of surface insulation resistance & conductive filament formation	moisture ingress, leading to fiber-matrix debonding and electro-chemical metal migration	Solder joint cracking; Cracking of PTH plating; PCB delamination; trace cracking; Warpage	Thermomechanical fatigue of trace and solder; IMC fracture; CTE mismatches between: component / PWB, metallization/ dielectrics	Solder joint cracking; pad cratering	Stress exceeds the material and interface strength	Effects of PCB temp and corrosion on electrical model?	Effects of PCB stress on electrical model?	Board level Solder joint Reliability	ANSYS Mechanical		PCB thermal/ mechanical properties; Solder joints (fatigue/creep model); Solder joint dynamic properties	



Thank You