





## HIR-Ch.21 – TWG "SiP and Module" Heterogeneous Integration Roadmap (HIR) Spring Meeting 2024, San Jose



**Rolf Aschenbrenner** is deputy director at Fraunhofer IZM and head of department System Integration and Interconnection Technologies. He is IEEE Fellow and has had long-term activities for IEEE.

**Dr. Klaus Pressel** joined Infineon in 2001, where he is now responsible for innovations in assembly and packaging technology. Klaus also represents Infineon in various European research programs, global technical committees and international conferences.

**Erik Jung** is with the Fraunhofer IZM, serving as Business Developer for Advanced System Integration Solutions. He is Member of IEEE and has long standing activities within the IEEE community

Supported among others by: Harrison Chang (ASE), Hannes Stahr (AT&S), Key Chung (SPIL), Peter Machiels (Philips), Thomas Zerna (TU Dresden), Hugo Pristauz (BESI), Brandon Marin (INTEL), Andrew Liang (AUO), Kirk VanDreel (Plexus)




















## Outline

**Definitions and Classification** 

Toolbox for SiP


Challenges

Outlook






















## Outline

# **Definitions and Classification**

Toolbox for SiP


Challenges

Outlook


















### **Definition of SiP**

"SiP, or System-in-Package, refers to a package (such as SO, QFP, BGA, CSP,LGA) that has multiple die (Si, GaAs, SiGe, and or SOI) plus optional passives integrated together. The package is typically surface mounted to the main board."




































## Outline

**Definitions and Classification** 


# **Toolbox for SiP**

Challenges

## Outlook








































#### **Evolution of standard interconnect**

- Wirebond and stacked wirebonds incl. copper wire
- Flip Chips and stacked flip chips (w/ TSV)
- Package on Package (PoP) bump bonding

#### Challenges

- More IO/area, size of microbumps
- Thin chips for thinner stacks
- Warp and I/O arrangement for More than Moore SiP



#### New: Embedding Technology – Interconnect by Electroplating

- Embedding of thin active chips into the dielectric layers
- Embedding of passive components together with chips
- Embedding of SMD components for low volume and SME's

Challenges:

- Remaining dielectric thickness decreasing
- Lines/spaces and via  $\emptyset$  @ HDI substrates, by shrinking the chip pitch
- Multi material challenge (Si, dielectric, EMC, underfill, die attach ...)




















SIP is also benefitting from processes stemming from other areas of technology:


#### Hybrid bonding
























SIP is also benefitting from processes stemming from other areas of technology:

Hybrid bonding

Massively parallel assembly and interconnect






















SIP is also benefitting from processes stemming from other areas of technology:




micro optical elements

Optical Co-Packaging (optical interconnects)






















SIP is also benefitting from processes stemming from other areas of technology:

Hybrid bonding

Massively parallel assembly and interconnect








thin glass board with optical feed fiber electrical circuits

Optical Co-Packaging (optical interconnects)



micro optical elements
































## SiP Packaging Toolbox: Encapsulation











#### Workhorses:

Molding (Pellet)

Glob Top (Dispense)

UnderFill (Dispense)

#### Established:

Molding (Liquid, Compression) Glob Top (Jet and Print) UnderFill (Jet)

#### To Come:

Lamination for thin/flat assemblies

3D Additive as "Structurally Integrated"

TWG on Additive Manufacturing

Material innovations, process innovations, conceptual innovations drive these advancements

Images: KCC, HybridCH, Finetech, Polymer Innovations, Neotech































### SiP Packaging Toolbox




1



Concept	Material			
Side by Side	РСВ	Solder Adhesive Wire bond		
	Flex Silicon	Solder Adhesive Wire bond	(dent remains and)	
Stacked / Folded	РСВ	Solder Adhesive Wire bond		
	Flex	Solder Adhesive		Processes
	Silicon	Solder Wire bond		Proc
Embedding	РСВ	Solder Electroplated		New
	Flex	Solder Adhesive Electroplated		
	Thin film (Wafer Level)	Electroplated		
Fan Out Wafer/Panel Level	Mold compound	Solder Adhesive Electroplated		
Module	PCB Flex	Solder Adhesive Electroplated		




















## SiP Packaging Toolbox: Chiplet as a SiP momentum



- More Than Moore and More Moore Integration in one SiP using Chiplet concept
  - Core technologies derived from previously mentioned tools
  - Active and passive interposer concept

#### Issues to be adressed:


- KGD Issues
- EDA Issues
- Cost/Performance/Reliability considerations

Images from "Chiplet-based partitioning using Smart Interposer for High Performance Computing" by Patric Vivet, CEA Leti, 3D Summit, Dresden, Jan 2019





















#### **More CMOS Integration**

Chiplet Integration Technologies<sup>1</sup>

- 2.5D (e.g INTEL FOVEROS, AMD EPYC, TSMC CoWoS, ASE FoCoS)
- 3D (e.g. AMD 3DVC, TSMC 3D-SoIC)

M3DI (CEA-LETI)<sup>2</sup>

 $\Rightarrow$  HPC, Chapter 2

 $\Rightarrow$  SCM/MCM, Chapter 8

 $\Rightarrow$  2.5D/3D Interconnects, Chapter 22

QMI (INTEL)<sup>3</sup>

<sup>1</sup>: q.v. IEEE HIR, <u>https://eps.ieee.org/technology/heterogeneous-integration-roadmap/2021-edition.html</u>, Ch. 2, 8, 22

<sup>2</sup>: DOI:10.1109/S3S.2014.7028194

<sup>3</sup>: J. Swan, "Extreme Heterogeneity: 3D Scaling & Challenges ", Semi 3D Summit, 2022, Dresden





















# SiP Packaging Toolbox -> "new functional blocks"




Example: Antenna Integration for FO




Integrated FO TSMC

eWLB

Infineon





Aside from the **electrical domain**, also **multiple additional functionalities will emerge** for the SiP packaging toolbox.



















## **Application Perspective - Power**



#### (U)WBG semiconductors!

### Switching Cell for Industrial Application






Photos source: Fraunhofer IZM

#### Challenges:




- "Switching Cell in Package"
- 2 component layers integrated: Chips and SMD
- Peripherals on the module
- Increasing Power Densities in Package: 200W/cm3
- Lower Parasitics Requirements
- Multi-Material Challenge: Si w/ III-V
- Thermal Transient Management
- EMC challenges
- Co-design with actives and passives





















#### HETEROGENEOUS INTEGRATION ROADMAI **Application Perspective – MEMS Sensor**






#### **Heterogeneous Integration**

- BGA Multi-Sensor Package
- **Evaluation of Material** Combinations
- Reliability Investigations





- Chip on Board technology
- Transfer molded LGA housing

### **Commercial Product for Consumer Market!**












**Platform Technology for** 



0











### Application Perspective – AI (on edge)







- SiP (electronic only) for autonomous driving
- SiP (multi domain functionality) for efficient autonomous driving
  - Specifications of Modular Micro Camera
    - Packaging of image sensors using embedding
    - Modular system with the option of integrating more sensors
    - Example: Dual Core ARM9 with350 MHz integrated image processing-DSP (APEX), 3M-Pixel CMOS sensor OmniVision, 16 MByte DDR SDRAM, 32 MByte NAND Flash, Mentor RTOS system software USB 2.0 device interface
  - Applications
    - Motion detection (protection against theft)
    - Pattern detection (traffic signs)
    - Edge detection (character recognition)
    - Real-time image processing









0













### **SiP Acceptance by Application**

















# Outline

**Definitions and Classification** 


Toolbox for SiP

Challenges

Outlook
























## **Difficult Challenges for Implementing SiP**

ON ROA	DMAP					RDL copper	SEM Image of cross-section	n '
	Materials	<ul> <li>New materials (HF materials)</li> <li>Material interactions</li> <li>Failure modes</li> <li>Thermal mismatch</li> </ul>			Cross-section of RCC laminated system after stress. Cracks in the RCC material form between RDL copper and the chip surface	Leadframe	RDL copper Crack C RCC Chip 50 µm	
	Cost	<ul><li>New package platform (FO, embedding)</li><li>Complex Systems</li></ul>	Link Controller WI-Fi Module Contains 2.4GHz WI-Fi ATWILC1000, crystal, power inductor, and 21 L & C discretes	1st Generation	75% area reduction 25% lower cost	2nd Generation	variety of compo	nents
		<ul> <li>Technology Diversity (Sensors, antenna, IC's,</li> <li>Pitch, soldered and non-solderd components</li> </ul>			already encapsulated ICs passives	fragile MEMs		
	Standardization common package type	<ul> <li>Footprint</li> <li>Dimensions</li> <li>Thickness</li> </ul>	SIP thru Heterogeneous Integration				fragile ferrites Odd shap	e, as connectors
	Customer Requirements	<ul> <li>Reliability and application specific</li> <li>Temperature / cooling</li> <li>Performance</li> <li>Pitch, dimensions, thickness</li> </ul>	c requirements				Τł	
	Test	<ul> <li>Application specific (incl. mixed si</li> <li>Electrical, mechanical and therma</li> <li>Self testing, incl. BIST</li> </ul>	<b>•</b> • • • •		System Development			velopment
	Co-Design	<ul> <li>SiP Requiring a system &lt;-&gt; packate</li> <li>Different libraries in one project</li> <li>Multiple domains with different sc</li> <li>Thermal, mechanical and electric</li> </ul>	aling properties		Balout & System Soce Vicrosoft E c 1 E c 1 Encel E c 1 E c	Cadence Vrtucas Layout E C i Die Focopint Die Coopint Die Coopint	Allocation	PCB adence C I PCD PCD PCD tal. Repto recompany Ref
			IFFE			nonaci Ult, m		×.



















### **Industrial Challenge Priorization**

	Challenge	State of the Art	Future Perspective	1				
	Application Related			]				
1	Functionality Increase	Single domain functionality	Multi domain functionality					
2	Non-electric functions	Separate SiP approach, separated value chain segment	Integrated in one flow of value chain creation		Cross Cutting Aspects			
3	Assembly	Single technology use	Choice from a technology menu built from a compatible tool box		Test	Single-domain testing, sequential test of multiple-domain functions	Simultaneous testing of multi-domain features to assess cross influences; testing specifically for target application	
4	Reliability	Standards derived from "typical applications" and adapted to actual use case	Novel applications driven by new business models may render current standards obsolete		EDA assisted CoDesign	Different, incompatible EDA suites	EDA suites with a common referral language and APIs	
5	Material Related	Material revolution driving integration,	13	WEEE	Electronics-only functionalities well addressed	Multi-domain functionalities difficult to address		
	Wateria	Material evolution driven by integration requirements (e.g. high flow epoxies,	isrupting industries' value chains	14	Standardization	Standards in formfactor of individual packages	Platform technology with interface to EDA tools ("VHDL for SiP")	
	CuPd wire) Physics Related		15	Security Aspects	No built-in security features	Depending on application, specific		
6	Thermal Management	passive and active cooling built after simulation/validation assessment	Thermal-Electric and Mechanical Co-				security features built into hardware may be needed	
	Arundgoment	Sinduaton valuation assessment	Design including the <u>SiP</u> integration site via CAD Tool	16	Cost Reduction	Cost challenges are addressed only on one level in the value chain	System level perspective to leverage synergies surpassing individual levels of	
7	Reliability	Empirically derived statistical models	Physics of Failure Modeling			level in the value chain	value chain	
8	Form Factor	SiP design targeting maximum package efficiency limited by physical geometry	SiP design with as-needed efficiency, limited by cross-cutting aspects,		High Attention			
9	Signal Integrity	Individual design and test	interdependencies Building blocks for S.I.		Midterm Attention			
10	Power requirements	<50W/cm <sup>3</sup>	200W/cm <sup>3</sup>		No immediate action n	eeds foreseen		



















# Outline

# **Definitions and Classification**


Toolbox for SiP

Challenges

## Outlook



















## Outlook

## SiP and Modules are major directions in future microelectronics

## Managing complexity will be a major challenge:

- Functional increase
- Complex material mix on semiconductor, package and board level
- Reliability caused by new applications (in addition => impact on sustainability)
- Power Delivery
- Thermal management
- Complex testing
- Co-design over various domains chip, package, board, subsystem, ....
- Cost constraints



















### HIR 2024 Outlook

Refining quantitative details......Strengthen Cross TWG relations...... Assess new/emerging developments (PIC and Quantum....)

	Challenge	State of the Art	Future Perspective							
	Application Related									
1	Functionality Increase	Single domain functionality	Multi domain functionality							
2	Non-electric functions	Separate SiP approach, separated value chain segment	Integrated in one flow of value chain creation			· ·	Cross Cutting Aspects			
3	Assembly	Single technology use	Choice from a technology menu built from a compatible tool box	11	Test	Single-domain testing, sequential test of multiple-domain functions	Simultaneous testing of multi-domain features to assess cross influences; testing specifically for target application			
4	Reliability	Standards derived from "typical applications" and adapted to actual use case Material Related	Novel applications driven by new business models may render current standards obsolete	12 13	EDA assisted CoDesign WEEE	Different, incompatible EDA suites Electronics-only functionalities well	EDA suites with a common referral language and APIs Multi-domain functionalities difficult to			
5	Material	Material evolution driven by integration requirements (e.g. high flow epoxies, CuPd wire)	Material revolution driving integration, disrupting industries' value chains	14	Standardization	addressed Standards in formfactor of individual packages	address Platform technology with interface to EDA tools ("VHDL for SiP")			
	Physics Related			15	Security Aspects	No built-in security features	Depending on application, specific			
6	Thermal Management	passive and active cooling built after simulation/validation assessment	Thermal-Electric and Mechanical Co-				security features built into hardware may be needed			
	Mulligenten		Design including the <u>SiP</u> integration site via CAD Tool	16	Cost Reduction	Cost challenges are addressed only on one level in the value chain	System level perspective to leverage synergies surpassing individual levels of			
7	Reliability	Empirically derived statistical models	Physics of Failure Modeling			level in the value chain	value chain			
8	Form Factor	SiP design targeting maximum package efficiency limited by physical geometry	SiP design with as-needed efficiency, limited by cross-cutting aspects, interdependencies		High Attention					
9	Signal Integrity	Individual design and test	Building blocks for S.I.		Midterm Attention					
10	Power requirements	<50W/cm <sup>3</sup>	200W/cm <sup>3</sup>	No immediate action needs foreseen						



















#### HETEROGENEOUS INTEGRATION ROADMAP

# Thank you for your attention!

#### Special thanks for all the support to

Harrison Chang (ASE), Hannes Stahr (AT&S), Key Chung (SPIL), Peter Machiels (Philips), Thomas Zerna (TU Dresden), Hugo Pristauz (BESI), Brandon Marin (INTEL), Andrew Liang (AUOpt), Kirk VanDreel (Plexus)

Bill Chen (ASE), Denise Manning (IEEE), Paul Wesling (IEEE)

Images are referenced in the HIR - SiP&Module chapter, please see there











