

## ***HIR-Ch.21 – TWG „SiP and Module“***

### ***Heterogeneous Integration Roadmap (HIR) Spring Meeting 2024, San Jose***



**Rolf Aschenbrenner** is deputy director at Fraunhofer IZM and head of department System Integration and Interconnection Technologies. He is IEEE Fellow and has had long-term activities for IEEE.



**Dr. Klaus Pressel** joined Infineon in 2001, where he is now responsible for innovations in assembly and packaging technology. Klaus also represents Infineon in various European research programs, global technical committees and international conferences.



**Erik Jung** is with the Fraunhofer IZM, serving as Business Developer for Advanced System Integration Solutions. He is Member of IEEE and has long standing activities within the IEEE community

*Supported among others by: Harrison Chang (ASE), Hannes Stahr (AT&S), Key Chung (SPIL), Peter Machiels (Philips), Thomas Zerna (TU Dresden), Hugo Pristauz (BESI), Brandon Marin (INTEL), Andrew Liang (AUO), Kirk VanDreele (Plexus)*


# Outline

Definitions and Classification

Toolbox for SiP

Challenges

Outlook




# Outline




## Definitions and Classification

Toolbox for SiP

Challenges



Outlook






### Definition of SiP

*“SiP, or System-in-Package, refers to a package (such as SO, QFP, BGA, CSP, LGA) that has multiple die (Si, GaAs, SiGe, and or SOI) plus optional passives integrated together. The package is typically surface mounted to the main board.”*







# Outline

Definitions and Classification

**Toolbox for SiP**






Challenges

Outlook





# SiP Packaging Toolbox: *Interconnect*




## Evolution of standard interconnect

- *Wirebond* and stacked wirebonds incl. copper wire
- *Flip Chips* and stacked flip chips (w/ TSV)
- Package on Package (PoP) bump bonding

## Challenges

- More IO/area, size of microbumps
- Thin chips for thinner stacks
- Warp and I/O arrangement for *More than Moore* SiP



## New: Embedding Technology – *Interconnect by Electroplating*

- Embedding of thin active chips into the dielectric layers
- Embedding of passive components together with chips
- Embedding of SMD components for low volume and SME's



## Challenges:

- Remaining dielectric thickness decreasing
- Lines/spaces and via  $\varnothing$  @ HDI substrates, by shrinking the chip pitch
- Multi material challenge (Si, dielectric, EMC, underfill, die attach ...)

# SiP Packaging Toolbox: *Interconnect*

SiP is also benefitting from processes stemming from other areas of technology:


## *Hybrid bonding*




# SiP Packaging Toolbox: *Interconnect*

SiP is also benefitting from processes stemming from other areas of technology:

*Hybrid bonding*




*Massively parallel assembly and interconnect*



# SiP Packaging Toolbox: *Interconnect*

SiP is also benefitting from processes stemming from other areas of technology:




*Optical Co-Packaging (optical interconnects)*


# SiP Packaging Toolbox: *Interconnect*

SiP is also benefitting from processes stemming from other areas of technology:


*Hybrid bonding*




*Massively parallel assembly and interconnect*





*Optical Co-Packaging (optical interconnects)*





# SiP Packaging Toolbox: *Encapsulation*



## Workhorses:

Molding (Pellet)

Glob Top (Dispense)

UnderFill (Dispense)

## Established:

Molding (Liquid, Compression)

Glob Top (Jet and Print)

UnderFill (Jet)

## To Come:



Lamination for thin/flat assemblies

3D Additive as „Structurally Integrated“

TWG on Additive Manufacturing

*Material innovations, process innovations, conceptual innovations drive these advancements*

Images: KCC, HybridCH, Finetech, Polymer Innovations, Neotech





Packaging Concept


Concept	Material	Interconnection	
Side by Side	PCB	Solder Adhesive Wire bond	
	Flex Silicon	Solder Adhesive Wire bond	
Stacked / Folded	PCB	Solder Adhesive Wire bond	
	Flex	Solder Adhesive	
	Silicon	Solder Wire bond	
Embedding	PCB	Solder Electroplated	
	Flex	Solder Adhesive Electroplated	
	Thin film (Wafer Level)	Electroplated	
Fan Out Wafer/Panel Level	Mold compound	Solder Adhesive Electroplated	
Module	PCB Flex	Solder Adhesive Electroplated	

New Processes

- Wafer and Panel Level Packaging
- Reconstituted Wafers
- TSV's for Silicon Interposer
- μ-Bumps
- Wafer Thinning and Handling
- Low k Polymers for RDL
- Merge of Front-end and Back-end

# SiP Packaging Toolbox: Chiplet as a SiP momentum


- *More Than Moore* and *More Moore* Integration in one SiP using Chiplet concept



- Core technologies derived from previously mentioned tools
- Active and passive interposer concept

## Issues to be addressed:

- KGD Issues
- EDA Issues
- Cost/Performance/Reliability considerations



Images from “Chiplet-based partitioning using Smart Interposer for High Performance Computing” by Patric Vivet, CEA Leti, 3D Summit, Dresden, Jan 2019

## More CMOS Integration

### Chiplet Integration Technologies<sup>1</sup>

- 2.5D (e.g. INTEL FOVEROS, AMD EPYC, TSMC CoWoS, ASE FoCoS)
- 3D (e.g. AMD 3DVC, TSMC 3D-SolC)

### M3DI (CEA-LETI)<sup>2</sup>

### QMI (INTEL)<sup>3</sup>

⇒ HPC, Chapter 2

⇒ SCM/MCM, Chapter 8


⇒ 2.5D/3D Interconnects, Chapter 22

<sup>1</sup>: q.v. IEEE HIR, <https://eps.ieee.org/technology/heterogeneous-integration-roadmap/2021-edition.html>, Ch. 2, 8, 22


<sup>2</sup>: DOI:10.1109/S3S.2014.7028194

<sup>3</sup>: J. Swan, „Extreme Heterogeneity: 3D Scaling & Challenges“, Semi 3D Summit, 2022, Dresden

# SiP Packaging Toolbox → “new functional blocks”



## Example: Antenna Integration for FO





Aside from the **electrical domain**, also **multiple additional functionalities** will emerge for the SiP packaging toolbox.

# Application Perspective - Power

(U)WBG semiconductors!

## Switching Cell for Industrial Application




Photos source: Fraunhofer IZM

## Challenges:






- “Switching Cell in Package”
- 2 component layers integrated: Chips and SMD
- Peripherals on the module
- Increasing Power Densities in Package: 200W/cm<sup>3</sup>
- Lower Parasitics Requirements
- Multi-Material Challenge: Si w/ III-V
- Thermal Transient Management
- EMC challenges
- Co-design with actives and passives



# Application Perspective – MEMS Sensor

## SmartSense – Intelligent 3D MEMS Compass


**BOSCH**






### Heterogeneous Integration

- BGA Multi-Sensor Package
- Evaluation of Material Combinations
- Reliability Investigations

**Commercial Product for Consumer Market!**







- Chip on Board technology
- Transfer molded LGA housing






**Platform Technology for  
NextGen MEMS Package**

# Application Perspective – AI (on edge)



- SiP (electronic only) for autonomous driving
- SiP (multi domain functionality) for efficient autonomous driving
  - Specifications of Modular Micro Camera
    - Packaging of image sensors using embedding
    - Modular system with the option of integrating more sensors
    - Example: Dual Core ARM9 with 350 MHz integrated image processing-DSP (APEX), 3M-Pixel CMOS sensor OmniVision, 16 MByte DDR SDRAM, 32 MByte NAND Flash, Mentor RTOS system software USB 2.0 device interface
  - Applications
    - Motion detection (protection against theft)
    - Pattern detection (traffic signs)
    - Edge detection (character recognition)
    - Real-time image processing

# SiP Acceptance by Application



Source: Yole



# Outline

Definitions and Classification

Toolbox for SiP

**Challenges**

Outlook

# New/future requirements derived from different application areas as indicators for roadmap targets => New challenges

HPC      Security      Mobile      Wearables

Drones      RF/THz      IoT

Autonomous Systems      Medical      Consumer

Power

Aerospace

# Difficult Challenges for Implementing SiP

## Materials

- New materials (HF materials)
- Material interactions
- Failure modes
- Thermal mismatch

## Cost

- New package platform (FO, embedding)
- Complex Systems

## Assembly

- Technology Diversity (Sensors, antenna, IC's, passives)
- Pitch, soldered and non-soldered components

## Standardization common package type

- Footprint
- Dimensions
- Thickness

## Customer Requirements

- Reliability and application specific requirements
- Temperature / cooling
- Performance
- Pitch, dimensions, thickness

## Test

- Application specific (incl. mixed signal, media, etc.)
- Electrical, mechanical and thermal aspects
- Self testing, incl. BIST

## Co-Design

- SiP Requiring a system <-> package co-design
- Different libraries in one project
- Multiple domains with different scaling properties
- Thermal, mechanical and electrical analysis





**Link Controller Wi-Fi Module**  
Contains 2.4GHz Wi-Fi ATWILC1000, crystal, power inductor, and 21 L & C discretes

**1st Generation**



75% area reduction  
25% lower cost

**2nd Generation**



# Industrial Challenge Prioritization

Challenge	State of the Art	Future Perspective
<i>Application Related</i>		
1 ●	Functionality Increase	Single domain functionality
2 ●	Non-electric functions	Separate SiP approach, separated value chain segment
3 ●	Assembly	Single technology use
4 ●	Reliability	Standards derived from "typical applications" and adapted to actual use case
<i>Material Related</i>		
5 ●	Material	Material evolution driven by integration requirements (e.g. high flow epoxies, CuPd wire)
<i>Physics Related</i>		
6 ●	Thermal Management	passive and active cooling built after simulation/validation assessment
7 ●	Reliability	Empirically derived statistical models
8 ●	Form Factor	SiP design targeting maximum package efficiency limited by physical geometry
9 ●	Signal Integrity	Individual design and test
10 ●	Power requirements	<50W/cm <sup>3</sup>

	<i>Cross Cutting Aspects</i>		
11 ●	Test	Single-domain testing, sequential test of multiple-domain functions	Simultaneous testing of multi-domain features to assess cross influences; testing specifically for target application
12 ●	EDA assisted CoDesign	Different, incompatible EDA suites	EDA suites with a common referral language and APIs
13 ●	WEEE	Electronics-only functionalities well addressed	Multi-domain functionalities difficult to address
14 ●	Standardization	Standards in formfactor of individual packages	Platform technology with interface to EDA tools ("VHDL for SiP")
15 ●	Security Aspects	No built-in security features	Depending on application, specific security features built into hardware may be needed
16 ●	Cost Reduction	Cost challenges are addressed only on one level in the value chain	System level perspective to leverage synergies surpassing individual levels of value chain

- High Attention
- Midterm Attention
- No immediate action needs foreseen

# Outline

Definitions and Classification

Toolbox for SiP

Challenges

**Outlook**

# Outlook

-

**SiP and Modules are major directions in future microelectronics**

**Managing complexity will be a major challenge:**

- **Functional increase**
- **Complex material mix on semiconductor, package and board level**
- **Reliability caused by new applications (in addition => impact on sustainability)**
- **Power Delivery**
- **Thermal management**
- **Complex testing**
- **Co-design over various domains chip, package, board, subsystem, ....**
- **Cost constraints**

# HIR 2024 Outlook

Refining quantitative details.....Strengthen Cross TWG relations..... Assess new/emerging developments (PIC and Quantum....)

Challenge	State of the Art	Future Perspective
<i>Application Related</i>		
1 ●	Functionality Increase	Single domain functionality
2 ●	Non-electric functions	Separate SiP approach, separated value chain segment
3 ●	Assembly	Single technology use
4 ●	Reliability	Standards derived from "typical applications" and adapted to actual use case
<i>Material Related</i>		
5 ●	Material	Material evolution driven by integration requirements (e.g. high flow epoxies, CuPd wire)
<i>Physics Related</i>		
6 ●	Thermal Management	passive and active cooling built after simulation/validation assessment
7 ●	Reliability	Empirically derived statistical models
8 ●	Form Factor	SiP design targeting maximum package efficiency limited by physical geometry
9 ●	Signal Integrity	Individual design and test
10 ●	Power requirements	<50W/cm <sup>3</sup>

<i>Cross Cutting Aspects</i>			
11 ●	Test	Single-domain testing, sequential test of multiple-domain functions	Simultaneous testing of multi-domain features to assess cross influences; testing specifically for target application
12 ●	EDA assisted CoDesign	Different, incompatible EDA suites	EDA suites with a common referral language and APIs
13 ●	WEEE	Electronics-only functionalities well addressed	Multi-domain functionalities difficult to address
14 ●	Standardization	Standards in formfactor of individual packages	Platform technology with interface to EDA tools ("VHDL for SiP")
15 ●	Security Aspects	No built-in security features	Depending on application, specific security features built into hardware may be needed
16 ●	Cost Reduction	Cost challenges are addressed only on one level in the value chain	System level perspective to leverage synergies surpassing individual levels of value chain

- High Attention
- Midterm Attention
- No immediate action needs foreseen



## HETEROGENEOUS INTEGRATION ROADMAP

Thank you for your attention!

**Special thanks for all the support to**

Harrison Chang (ASE), Hannes Stahr (AT&S), Key Chung (SPIL), Peter Machiels (Philips),  
Thomas Zerna (TU Dresden), Hugo Pristauz (BESI), Brandon Marin (INTEL), Andrew Liang (AUOpt), Kirk VanDreel (Plexus)

Bill Chen (ASE), Denise Manning (IEEE), Paul Wesling (IEEE)

*Images are referenced in the HIR – SiP&Module chapter, please see there*