

Advanced Packaging in the Era of HPC and AI

Vincent (Woopoung) Kim, Ph.D.

EVP, Advanced Package(AVP) Business
Samsung Electronics

Contents

Introduction

Samsung AVP Platform Solutions

HPC / AI

- HBM
- 3D Logic Stacking
- I-Cube


Mobile AI

- Mobile AP
- Low Power Wide I/O Memory


Heterogeneous Integration Eco System

Semiconductors in the Era of AI

- AI drives explosive growth in data processing and computing power




Source: IDC Seagate DataAge, Cisco, IHS, Gartner, Statista



Source : Sevilla et al., 2023, Our World In Data

Semiconductors vs. the Human Brain

- The human brain far exceeds the current level of logic and memory semiconductors
- Logic/Memory semiconductor innovation is needed for AI growth





Logic Performance Innovation : Rise of HI

- Overcoming Cost/Performance challenges with 'Beyond Moore' Adv. PKG solutions

Cost Challenge


Manufacturing costs continue to increase in advanced process technology era



(Source: AMD, Hotchips, 2019)

Beyond Moore Solution

High yielding smaller chips and optimal process selection



Heterogeneous Integration w/ Advanced Package


Fine pitch & massive interconnect



Performance Challenge

Moore's law slowdown due to technological difficulties

Processor Frequency Increasing over Time



(Source: Intel CPU Trend, Wikipedia)


Memory Bandwidth Innovation: Rise of Adv. PKG

- Overcoming the Logic-Memory bandwidth gap through Adv. PKG integration

Memory BW Challenge

Memory Bandwidth acts as system performance bottleneck

Performance Growth Compute vs. DDR Bandwidth



Logic-Memory BW Improvement

Heterogeneous Integration w/ Advanced Package



	On-board IC	Memory on PKG	2.5D PKG	3D PKG
Signal Path	~ 10cm	~ cm	~ mm	~ um
I/O #	8	64	1,024	>>1,024
B/W	~5.6GB/s	~76.8GB/s	~1TB/s	>>2.5TB/s

Contents

Introduction

Samsung AVP Platform Solutions

HPC / AI


- HBM
- 3D Logic Stacking
- I-Cube

Mobile AI

- Mobile AP
- Low Power Wide I/O Memory

Heterogeneous Integration Eco System

Samsung AVP Solutions for AI : HPC Roadmap



Platform	'23	'24	'25	'26	'27	'28
----------	-----	-----	-----	-----	-----	-----


Memory

* High Stack




2.xD PKG

* Interposer Size



3D PKG

* Fine Pitch





* TCB : Thermo-Compression Bonding * LLC : Last Level Cache
 * HCB : Hybrid Cu Bonding * RDL : Redistribution Layer

HBM Roadmap

- Increased needs for HPC/AI applications call for high-stack, high-performance HBM

- 1) HBM3 12H world first mass production ('23.7~)
- 2) HBM4 16H HCB technology in development
- 3) HBM4 customized HBM in development

		2023	2024	2025~	
HBM Product		HBM3	HBM3E	HBM4	
Architecture	HBM Thickness	720um	720um	775um	
	Stack #	8/12H	8/12H	12/16H	
	Structure	8H-Stack 	¹⁾ 12H-Stack 	16H-Stack  TCB/ ²⁾ HCB	³⁾ Customized HBM  Logic Buffer 1-Buffer, 2-HBM Tower
Tech.	Joint Gap	TCB	9um/7.3um	7.3um	<7.0um
		HCB			Gapless

HBM-TCB Technology

- TCB HBM-12H in mass production ('23), HBM-16H sample developed



Samsung Exclusive Material & Equipment

NCF Material

- Thinner Hybrid NCF

CoW Bonder

- High Accuracy & Chip Tilt Control

Advantages of TCB

Joint Thermal Resistance

Up to
35% ↓
vs MR-MUF

- Higher Bump Density
- Less Joint Gap


Chip Thickness for High-Stack

Up to
15% ↑
vs MR-MUF

- Less Joint Gap


TCB HBM-16H Sample (2023)

DC Yield > 9x%



HBM-HCB Technology

- HBM 12H function sample developed with HCB ('23), 16H D/C sample developed



Samsung Exclusive Equipment & Technology

HCB Bonder

- High accuracy & chip tilt control
- Facilities internalization by Samsung

μ-Particle control

- Class 1 facilities
- Protection layer coating

BEOL Metal design for HCB

- Surface topology control
- Cu pad expansion control

Advantages of HCB

High-stack

Up to
33¹⁾% ↑
vs TCB


1) Same Chip & HBM PKG Thickness

PKG Thermal Resistance

Up to
20% ↓
vs TCB

12H Function Sample (2023), 16H D/C Sample (2023)


(Presented at '23 ECTC)



Top Core & dummy


Core

Buffer



AVP History for 3D Logic Stacking

- High I/O density and fine pitch development required for HPC/AI applications



3D Logic Stacking Roadmap

- 3D logic readiness through technology verified in memory mass production


		2023	2024	2025	2026	2027 -
 <p>TCB</p>	Bump Pitch	24 um	21 um		18 um	<15um (28~)
	IO density (Bump/mm ²)	1,736	2,267		3,086	4,444 (28~)
	PDK		SF5/4		SF3P/2	
	Mass Product. ¹⁾		AP, XR ²⁾		TBD	
		2023	2024	2025	2026	2027 -
 <p>HCB</p>	PAD Pitch	4 um		2.5 um		≤ 2 um
	IO density (Pad/mm ²)	62,5K		160K		>250K
	PDK				SF3P/2	
	Mass Product.				AP, HBM ²⁾	

1) '16 HBM2, '18 CIS-3Stack MP


2) Mass production ready

3D Logic Stacking-TCB Technology

- 25um pitch ready for mass production through TCB-NCF technology



VS.



Samsung MP Proven Tech.

Process & Material

- TC Profile & NCF Viscosity control

Infra

- Exclusive tool
- Equip. Compatibility

Advantages of TCB-NCF

High IO density,
Low Thermal Resist.

Up to

x2 ↑ IO count
5% ↓ T_j [°C@AP]

- Fine Pitch
- Less Joint Gap

High
Productivity


Up to

13% ↓
Assy. step

- Less Process step
- MP Proven


25um Pitch MP ready (~23)

for Adv. Node Device (SF3/2, ~24 PDK release)



3D Logic Stacking-HCB Technology

- 3um ultra fine pitch technology verification complete



Samsung Exclusive Process

Process & Tool

- High precision alignment & bonding

Structure

- Thin bottom structure without Thermal dummy

Advantages of Samsung's 3D HCB



I/O Density

Up to **X70**
3um vs. 25um Pitch

Allowable Power


Up to **33%**
vs. μ -bump

3um Ultra Fine Pitch Feasibility(^23) for Adv. Node Device (SF4/5, ^26 PDK release)




I-Cube Roadmap

- I-Cube enables larger interposer, more HBMs and multi-die for AI/Data center applications



I-Cube E Technology

- I-Cube E is the cost-effective PKG solution with panel level technology




Samsung I-Cube E Platform

Cost Efficiency + Expandability



Productivity


Wafer Level → Panel Level



Performance

Low Loss @ SerDes 112G

Loss(SerDes 112G) : TSV > Cu Post w/ EMC
 ※ HBM3E 8Gbps & Adv UCIe 32Gbps is equivalent



Contents

Introduction

Samsung AVP Platform Solutions

HPC / AI

- HBM
- 3D Logic
- I-Cube

Mobile AI

- Mobile AP
- Low Power Wide I/O Memory

Heterogeneous Integration Eco System

Samsung AVP Solutions for AI : Mobile Roadmap

Tech Ready ● MP Ready ▲

Platform	'23	'24	'25	'26	'27	'28
----------	-----	-----	-----	-----	-----	-----


Memory

* # of I/O, BW




2D PKG

* Thermal Fine Pitch



3D PKG

* Fine Pitch



* WB: Wire Bonding * HPB: Heat Patch Block
 * VCS: Vertical Cu Post Stack

Fan-Out PKG Roadmap

- FOWLP with chip last & double sided RDL is in mass production for mobile AP (~'23~)
- Key technologies are under development for On-Device applications such as mobile AP and LPW memory.

			~2022	2023	2024	2025	2026	2027	
Architecture	Mobile AP	Structure							
		Heat resist.	x 1.00	x 0.85		x 0.55			
		UCle I/O					x 16	x 32	
	LPDDR	Structure							
		I/O density		x 64			x 512		
	Tech.	Si thickness	110um	215um		Heat Path Block			
Double Side RDL		7/8um	2/2um		1/1um				
Cu Post AR			2.2:1		≥6:1				

Fan-Out PKG Technology for Mobile AP

- Samsung's Fan-out PKG with Advantages for TAT, Architecture and Thermal Performance.


Chip First-S.RDL

Single-sided RDL



Chip Last-D.RDL

Double-sided RDL



Samsung MP Proven Processes

Chip Last

- Samsung's CoW technique

Double-sided RDL

- Unique tape carrier (exclusive)
- High AR Cu Post process


Advantages of Chip Last-D.RDL (AVP)

Process TAT

Up to
x33% ↓
vs Chip First/D.RDL

- Pre-made F.RDL

Architecture Flexibility





- Back side RDL

Heat resistance

Up to
x45% ↓
vs I-PoP

- Heat path block


FOWLP Mobile AP MP(^23)



Fan-Out PKG Technology for Low Power Wide I/O Memory


- FOPKG with Vertical Interconnection of multi-die stacks enables to increase I/O density & BW.

Wire Bonding



FBGA

Vertical Interconnection



VWB

* VWB: Vertical Wire Bonding



VCS

* VCS: Vertical Cu Post Stack

Samsung's New Architecture & Process

Cu Post

RDL/Bumping

- High AR Cu Post $\geq 6:1$ (24)
- Wafer Level Fine Pitch RDL & Bump Process (MP Ready)

Advantages of VCS (AVP)

I/O Density, Band Width

Up to **x8** ↑
vs FBGA

Up to **x2.6** ↑
vs FBGA

- Finer pitch ($\leq 60\mu\text{m}$)
- High AR Cu Post ($\geq 6:1$)

High Productivity

Up to **x9.0** ↑
vs VWB

- Shorter process time (\geq I/O x256)
- * Wire bond \rightarrow Cu Post

VCS FS ('24.12)



【PR A/R $\geq 6:1$ 】 【Cu Post $\leq 60\mu\text{mP}$ 】

Contents

Introduction

Samsung AVP Platform Solutions

HPC / AI

- HBM
- 3D Logic
- I-Cube


Mobile AI

- Mobile AP
- Low Power Wide I/O Memory

Heterogeneous Integration Eco System

Heterogeneous Integration Eco System

- Overcoming semiconductor technology challenges through collaboration between Samsung AVP's HI platforms and our partners' specialized expertise



Samsung AVP R&D Across the Globe

- Multiple portals for research and development collaboration between Samsung and Partners



Thanks

Introduction

Samsung AVP Platform Solutions

HPC / AI

- HBM
- 3D Logic
- I-Cube

Mobile AI

- Mobile AP
- Low Power Wide I/O Memory

Heterogeneous Integration Eco System