


# HIR Reliability TWG


Abhijit Dasgupta, Univ of Maryland  
Richard Rao, Marvell Technology  
Shubhada Sahasrabudhe, Intel

# Acknowledgement to Current Members of HIR Reliability TWG


1. Abhijit Dasgupta, Univ of Maryland; [dasgupta@umd.edu](mailto:dasgupta@umd.edu)
2. Richard Rao, Marvell; [richardrao@marvell.com](mailto:richardrao@marvell.com)
3. Shubhada Sahasrabudhe, Intel; [shubhada.h.sahasrabudhe@intel.com](mailto:shubhada.h.sahasrabudhe@intel.com)
4. Willem D. van Driel; Signify; [willem.van.driel@signify.com](mailto:willem.van.driel@signify.com)
5. Przemyslaw J. Gromala; Bosch; [Przemyslaw.Jakub.Gromala@de.bosch.com](mailto:Przemyslaw.Jakub.Gromala@de.bosch.com)
6. Hualiang Shi; Lyft; [hualiang.shi@gmail.com](mailto:hualiang.shi@gmail.com)
7. Albert Wang; Univ of California Riverside, [aw@ece.ucr.edu](mailto:aw@ece.ucr.edu)
8. Pradeep Lall; Auburn University; [lallpra@auburn.edu](mailto:lallpra@auburn.edu)
9. Bo Ericsson, Ericsson, [bo.e.eriksson@ericsson.com](mailto:bo.e.eriksson@ericsson.com)
10. Siva Shivashankar, Google, [rsivasankar@google.com](mailto:rsivasankar@google.com)
11. Christo Bojkov, [Christo.Bojkov@qorvo.com](mailto:Christo.Bojkov@qorvo.com)
12. Patrick McCluskey, UMD-CALCE, [mcclupa@umd.edu](mailto:mcclupa@umd.edu)




# HI systems reliability failure modes/mechanisms




Source: IMEC



Photonic switching devices/SIP concepts



Source: Subbarayan,  
IEEE REPP 2023




Package on package warpage induced defects and failures

# Modes/Mechanisms/Models for degradation & failure


Multiphysics																	
Devices		Electrical Thermal			Moisture Thermo-mechanical			Mechanical DfR Methods			MfR Methods						
Multiscale Integration	Multi Physics	Electrical Stress		Si/Pi (Electrical Performance)	Thermal Analysis	Moisture		Thermal Mechanical Stress		Mechanical Stress		Thermal Interaction with Si/Pi	Stress Interaction with Si/Pi	Simulation/Modeling and Co-Design Flows		Manufacturing Variability	Material Property and Variability
		Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	EDA Tools	PDK/ADK	
Transistor	FinFET and GaN	Leakage current, ripple currents, unstable performance and ESD	N/PBTI models with recovery; HCl model; TDDDB Weibull model; Diode & Junction breakdown model	Transistor SPICE	FinFET SHE	No known failures	None	FinFET SHE channel stress; plenum/C4 bump/TSV; system level stresses	FinFET SHE Models; CPI Model; Electro-chemical models	No known failures	None	SHE effect on SPICE parameters	Influence of Si stress on SPICE parameters	Effects of degradation mechanisms and process variabilities on electrical functioning	Cadence; Mentor Graphics	Integrate of degradation models into Device SPICE Model	
Interconnects	MEOL/BEOL Metal/Via /ELK	Electromigration; Inter Layer Dielectric ELK Breakdown; MEOL/ BEOL/ Dielectric breakdown	Electromigration model; Dielectric breakdown model	Extraction of RLC Model	Isotope Heating simulation; SHE effects on MEOL/BEOL	Pad and underline metal corrosion; Cu/ELK delamination; Cu loss/diffusion	Electrochemical corrosion; Interface degradation due to moisture absorption; Barrier metal oxidation	SHE failure in Cu/ELK, MEOL BEOL, plenum; TSV; RDL failures from package stress; Cu fatigue; LowK/ELK layer cracking & delamination	Crep induced voiding; CTE mismatch; SHE induced localized thermal cycling & delamination	LowK/ELK layer cracking & delamination	Fatigue by bending	Joule/SHE temp effects on RLC	Effect of Cu/ELK stress on RLC	CPI induced Cu/ELK cracking; JHE/SHE stresses; stress from bumps/TSV/RDL & Packaging	Ansys Mentor		
	FBOL/UBM RDL/Dielectric	Electromigration	Extraction of RDL/RLC Model		Cu dendrite	Electro-chemical corrosion	RDL cracking		ubump/TSV/ Package/ Board effects on RDL stress			Effect of RDL stress on electrical model	Effect of RDL failures: RDL cracking & delamination	Effect of temp and stress on RDL EM			
	Al/Cu Wirebonding	Electromigration			IMC Corrosion	Bond wire fatigue				Cu/ELK cracking	Bonding force models						
	SubBump/C4 Bump/UBM	Electromigration induced voids	Black's model; Multiphysics EM model including electron, thermal gradient, stress gradient and atomic diffusion	ubump electrical model	Die Internal noise/EM temp effect & external temp effect on bump temperature	UBM delamination	Galvanic effect (electro-chemical reaction)	Bump joint cracking; Under Bump ELK cracking; Under pad cracking in substrate	CTE mismatch induced stress; Fatigue	Tensile stress causes bump peel; cracks at ubump; UBM and interface	Effect of temp on bump stress on electrical model	Effect of bump stress on electrical model	Multi Physics Bump EM - local current, temp, temp gradient and stress effect on ubump EM	Bump fatigue: effect of local temp & stress on fatigue life			
	TSV/Interposer/EMB	Electromigration; Barrier Dielectric breakdown	Black's model; Multiphysics EM model including electron, thermal gradient, stress gradient and atomic diffusion	TSV electrical model	Internal noise/SHE temp effect on the TSV temp.; External temp effect on TSV temp.			Cu extrusion due to CTE mismatch with Si; plastic reworking at high temp	Cu pumping/TSV pop up		Effect of TSV temp on electrical model	Effect of TSV stress on electrical model	TSV EM response to local current, temp field and stress; TSV Pop out and effects on TSV/Si delamination	Barrier breakdown - How does voltage/current, temp and stress affect TSV barrier BD?	Barrier breakdown - thermal/mechanical properties; Die metal stack and thermal/mech properties; ubump/C4 bump/TSV thermal/mechanical		
Packaging / System	Passivation	Passivation cracking	EOS induced cracking			Passivation cracking & delamination; underfill/Mold compound delamination		Passivation cracking	CP1 stress in SiN							Fracture criteria; Void initiation and propagation criteria; Interconnect fatigue/cyclic model; Package interface fracture criteria; Molten diffusion and vapor pressure model; IMC thermal/mech/electric properties; Photonics optical properties	
	Underfill					Underfill to die/substrate delamination; underfill/ at interfaces	Moisture degradation in underfill & at interfaces	Bump joint cracking	Solder joint fracture and fatigue due to underfill expansion								
	High Density Substrate	Metal trace electromigration		Package Substrate RLC model extraction	Co-thermal sim from die to package	Metal trace corrosion		Metal trace/via cracking			Thermal-electrical performance interactions	Mechanical-electrical performance interactions	Ca trace EM - effect of local current, temp and stress	Thermal & mechanical effect on Ca trace/via cracking			
	Wafer Level Package								Warpage								
	Zn/ZnD Interposer Package (CuWd and EMIB, etc.)								Warpage; Embedded die delamination from substrate & underfill; pax & ubump cracking & delamination; Solder/TIM delamination								
	3D Package (Power, etc.)			Mold compound pop-up; Anisotropic conductive adhesive cracks		Mold compound pop-up			FinFET ion shift due to TSV/Si CTE mismatch, plenum stress, shrinkage of underfill & EMC; TSV effects on BT/HCl, BEOL cracking; Cu pillar joint failure; Mold compound pop-up; conductive adhesive cracking								
Module/ System	Chiplet/EGD	ESD							Die edge cracking; Under bump ELK cracking								
	Printed Circuit Board Assembly	Leakage current and shorts from Conductive metal migration	electro-chemical metal migration	PCB Board electrical model	(Co-thermal sim from die to package to system)	leakage current and shorts from loss of surface insulation resistance & conductive filament formation	moisture ingress, leading to fiber-matrix debonding and electro-chemical metal migration	Solder joint cracking; Cracking of PTH plating; PCB delamination; trace cracking; Warpage	thermomechanical fatigue of trace and solder; IMC fracture; CTE mismatch between component / PCB, metalization/ dielectrics	Solder joint cracking; pad cratering	Stress exceeds the material and interface strength	Effects of PCB stress on electrical model?	Effects of PCB stress on electrical model?	Board level solder joint reliability	ANSYS Mechanical	PCB thermal/mechanical properties; Solder joint fatigue (creep model); Solder joint dynamic properties	

# Reliable HI systems: Approach

**Top down:**  
Artificial Intelligence  
and Machine




**Bottom up:**  
Reliability Physics




## Reliability Assurance Activities

Multi-physics/multi-scale HI systems require holistic cradle-to-grave reliability methodology





# HI System reliability

## Prognostics and Health Management






## Degradation and Failure Mechanisms






## Fusion of bottom-up physics and top-down AI approaches

*Machine Learning & Artificial Intelligence*



**Fusion Prognostics**  
Remaining Useful Life (RUL)

*Reliability Physics*



# Reliability challenges in HI systems: Future outlook

## Digital Twins

		Reliability Targets	Life Cycle Conditions	Design for Reliability	Manufacturing for Reliability	Qualification for Reliability	Sustainment for Reliability	Supply Chain
Applications	Mobile							
	IoT							
	Medical, Health and wearables							
	Automotive							
	HPC & Data Centers							
	Aerospace and Defense							
Package Integration	WLP (FO/FI)							
	2.5D and 3D integration							
	Wafer Singulation and Thinning							
	Chip-package interactions (CPI)							
	Interconnects (TSV8s, µbumps, wirebonds, Flip Chip solder joints)							
	Substrates/Interposers							
	Board Assembly							
	SOC/SIP/SOP <sup>9</sup> formats							
Technologies	Microelectronics > 10 nm							
	Microelectronics < 10 nm							
	Photonics & optics							
	MEMS and sensors							
	Power electronics							
	Energy sources (Batteries/PV <sup>6</sup> /FC <sup>7</sup> )							
	RF/Analog Devices							
<b>1-5 Years:</b>								
Multi-physics fusion approaches for reliability assurance								
<ul style="list-style-type: none"> <li>• Bottom-up <i>Reliability Physics</i> based approaches, tools, infrastructure</li> <li>• Top-down <i>Machine Learning &amp; AI</i> based approaches, tools, infrastructure</li> </ul>								
<b>5-10 Years:</b>								
Fusion approaches for co-design (based on ‘digital twins’) and life-cycle PHM of next-gen robust HI systems								
<ul style="list-style-type: none"> <li>• Fault-tolerant systems</li> <li>• Resilient systems</li> </ul>								
<b>10-15 Years:</b>								
Fusion approaches for intelligent, adaptive, reconfigurable products with integrated autonomous life-cycle management capability								
<ul style="list-style-type: none"> <li>• Intelligent, self-cognizant systems</li> <li>• Self-healing systems</li> </ul>								

# Thank You

