


# HIR Reliability TWG

Abhijit Dasgupta, Univ of Maryland  
Richard Rao, Marvell Technology  
Shubhada Sahasrabudhe, Intel

# Acknowledgement to Current Members of HIR Reliability TWC



1. Abhijit Dasgupta, Univ of Maryland; [dasgupta@umd.edu](mailto:dasgupta@umd.edu)
2. Richard Rao, Marvell; [richardrao@marvell.com](mailto:richardrao@marvell.com)
3. Shubhada Sahasrabudhe, Intel; [shubhada.h.sahasrabudhe@intel.com](mailto:shubhada.h.sahasrabudhe@intel.com)
4. Willem D. van Driel; Signify; [willem.van.driel@signify.com](mailto:willem.van.driel@signify.com)
5. Przemyslaw J. Gromala; Bosch; [PrzemyslawJakub.Gromala@de.bosch.com](mailto:PrzemyslawJakub.Gromala@de.bosch.com)
6. Hualiang Shi; Lyft; [hualiang.shi@gmail.com](mailto:hualiang.shi@gmail.com)
7. Albert Wang; Univ of California Riverside, [aw@ece.ucr.edu](mailto:aw@ece.ucr.edu)
8. Pradeep Lall; Auburn University; [lallpra@auburn.edu](mailto:lallpra@auburn.edu)
9. Bo Ericsson, Ericsson, [bo.e.eriksson@ericsson.com](mailto:bo.e.eriksson@ericsson.com)
10. Siva Shivashankar, Google, [rsivasankar@google.com](mailto:rsivasankar@google.com)
11. Christo Bojkov, [Christo.Bojkov@qorvo.com](mailto:Christo.Bojkov@qorvo.com)
12. Patrick McCluskey, UMD-CALCE, [mcclupa@umd.edu](mailto:mcclupa@umd.edu)



# HI systems reliability failure modes/mechanisms



HETEROGENEOUS INTEGRATION ROADMAP




Photonic switching devices/SIP concepts

**Stress/strain can lead to**

- mechanical failures due to delamination, peel, fatigue, ...
- electrical impact due to parameter shifts, increased variability, EM,...


Source: IMEC

**Multi-scale**



Source: Subbarayan, IEEE REPP 2023


- 1 Intrinsic Stress/Deformation
- 2 Interfacial Fracture
- 3 Phase Evolution



Package on package warpage induced defects and failures

**Multi-physics**

Driving forces are electrical, thermal, mechanical, and chemical!



# Modes/Mechanisms/Models for degradation & failure



HETEROGENEOUS INTEGRATION ROADMAP

Electrical Thermal Moisture Thermo-mechanical Mechanical DfR Methods MfR Methods

Multiphysics

Devices

Multiscale

Interconnects

Packaging/ System


Module/System

Multiscale Integration	Multi Physics	Electrical Stress		S/P (Electrical Performance)	Thermal Analysis	Moisture		Thermal Mechanical Stress		Mechanical Stress		Thermal Interaction with S/P	Stress Interaction with S/P	Simulation/Modeling and Co-design Flows		Manufacturing Variability	Material Property and Variability	
		Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	EDA Flows	PDK/ADK		
Transistor	FinFET and GAA	Leakage current, ripple currents, unstable performance and ESD	N/PBT models with recovery; HCI model; TDDB Weibull model; Oxide & junction breakdown model	Transistor SPICE	FinFET SHE	No known failures	None	FinFET SHE channel stress; $\mu$ bump/CA bump/TSV; system level stresses	FinFET SHE Models; CFI Model; Piezo-electrical models	No known failures	None	SHE effect on SPICE parameters	Influence of Si stress on SPICE parameters	Effects of degradation mechanisms and process variabilities on electrical functionality	Cadence; Balqurt; Mentor Graphics			Integrate degradation models into Device SPICE Model
Interconnects	MEOL/BEOL Metal/Via /ELK	Electromigration; Inter Layer Dielectric ELK Breakdown; MEOL Oxide Breakdown; EOS	Electromigration model; Dielectric breakdown model	Extraction of RLC Model	Joule Heating simulation; SHE effects on MEOL/BEOL	Pad and underline metal corrosion; Cu/ELK delamination & Cu loss/diffusion	Electrochemical corrosion; Interface degradation due to moisture absorption; Barrier metal oxidation	SHE failure in Cu/ELK, MEOL, BEOL, $\mu$ bump, TSV; RDL failures from package stress, Cu fatigue; Low/ELK layer cracking & delamination	Crimp induced voiding; CTE mismatch; SHE induced localized thermal cycling	Low/ELK layer cracking & delamination	Fatigue by bending	Joule/SHE temp effects on RLC	Effect of Cu/ELK stress on RLC	CFI induced Cu/ELK cracking; JHE/SHE stresses; stress from bumps/TSV/RDL & Packaging	Ansys Mentor			
	PREOL RDL/Dielectric	RDL/UBM Electromigration	Electromigration	Extraction of RDL RLC Model	BEOL Joule/SHE effect on RDL temperature	Cu dendrite	Electro-chemical corrosion	RDL cracking	$\mu$ bump/TSV/ Package/ Board effects on RDL stress			Effect of RDL temp on electrical model	Effect of RDL stress on electrical model	CFI/CBI induced failures; RDL cracking & delamination			Effect of temp and stress on RDL EM	
	Au/Cu Wirebonding	Electromigration				IMC Corrosion		Bond wire fatigue		Cu/ELK cracking	Bonding force models							
	$\mu$ bump/CA Bump/UBM	Electromigration induced voids	Black's model; Multiphysics EM model including electron, thermal gradient, stress gradient and atomic diffusion	$\mu$ bump electrical model	Die Internal Joule/SHE temp effect & external temp effect on bump temperature	UBM delamination	Galvanic effect (electro-chemical reaction)	Bump joint cracking; Under Bump ELK cracking; Under pad cracking in substrate	CTE mismatch induced Fatigue	Tensile stress causes bump peel; cracks at $\mu$ bump; UBM and interface	Fracture/fatigue from shock, drop, impact, Vbr; e.g. in die attach, dielectric layer, inter-poser, UBM, solder joints	Effect of temp on bump electrical model	Effect of bump stress on electrical model	Multi Physics Bump EM - local current, temp, temp gradient and stress effect on $\mu$ bump EM	Bump fatigue - effect of local temp & stress on fatigue life			Package material thermal/mechanical properties; Die metal stack and thermal/mech properties; $\mu$ bump/CA bump/TSV thermal/mechanical properties
TSV/Interposer/EMIB	Electromigration; Barrier Dielectric breakdown	Black's model; Multiphysics EM model including electron, thermal gradient, stress gradient and atomic diffusion	TSV electrical model	Internal Joule/SHE temp effect on the TSV; External temp effect on TSV temp.			Cu pumping/TSV pop-up	Cu extrusion due to CTE mismatch with Si; plastic ratcheting at high temp			Effect of TSV temp on electrical model	Effect of TSV stress on electrical model	TSV EM response to local current, temp and stress; TSV Pop out and stress effect TSV barrier delamination	Barrier breakdown - flow does voltage/current, temp and stress effect TSV barrier BD			Barrier breakdown - flow does voltage/current, temp and stress effect TSV barrier BD	
Packaging/ System	Passivation	Passivation cracking	EOS induced cracking			Passivation cracking & delamination; underfill/Mold compound delamination		Passivation cracking	CFI stress in SiN								Fracture criteria; Void initiation and propagation criteria; Interconnect fatigue/creep model; Package interface fracture criteria; Moisture diffusion and vapor pressure model; IMC thermal/mech/electrical properties; Photonics optical properties	
	Underfill					Underfill to die/substrate delamination; underfill swelling	Moisture degradation in underfill & at interfaces	Bump joint cracking	Solder joint fracture and fatigue due to underfill expansion									Package interface fracture criteria; Moisture diffusion and vapor pressure model; IMC thermal/mech/electrical properties; Photonics optical properties
	High Density Substrate	Metal trace electromigration		Package Substrate RLC model extraction	Co-thermal sim from die to package	Metal trace corrosion		Metal trace/via cracking			Thermal - electrical performance interactions	Mechanical - electrical performance interactions	Cu trace EM - effect of local current, temp and stress	Thermal & mechanical effect on Cu trace/via cracking			Thermal/mechanical/electrical properties; Photonics optical properties	
	Wafer Level Package (Wafer Level Package)							Warpage										
	2.5D Interposer Package (Cu/Red and EMIB, etc)								Warpage; Embedded die delamination from substrate & sidewall; via & $\mu$ bump cracking & delamination; Solder/TSM delamination									
	3D Package (Power, etc)								FinFET Ion shift (due to TSV/Si CTE mismatch, $\mu$ bump stress, shrinkage of underfill & EMC); TSV effects on BTI/HCI; BEOL cracking; Cu pillar joint failure; Mold compound pop-corn; conductive adhesive cracking									
Chiplet/ROD	ESD							Die edge cracking; Under bump ELK cracking										
Module/ System	Printed Circuit Board Assembly	Leakage current and shorts from Conductive Element formation	electro-chemical metal migration	PCB Board electrical model	TCO-thermal sim from die to package to system	Leakage current and shorts from loss of surface insulation resistance & conductive filament formation	moisture ingress, leading to fiber-matrix debonding and electro-chemical metal migration	Solder joint cracking; Cracking of PTH plating; PCB delamination; trace cracking; Warpage	Thermomechanical fatigue of trace and solder; IMC fracture; CTE mismatches between component / PWB, metallization/ dielectrics	Solder joint cracking; pad cratering	Stress exceeds the material and interface strength	Effects of PCB temp and corrosion on electrical model?	Effects of PCB stress on electrical model?	Board level Solder joint Reliability	ANSYS Mechanical		PCB thermal/mechanical properties; Solder joints fatigue/creep model; Solder joint dynamic properties	




# Reliable HI systems: Approach


Top down:  
Artificial Intelligence  
and Machine  
Learning



Bottom up:  
Reliability Physics



## Reliability Assurance Activities



Multi-physics/multi-scale HI systems require holistic cradle-to-grave reliability methodology





# HI System reliability



Prognostics and Health Management

Fusion of bottom-up physics and top-down AI approaches

Machine Learning & Artificial Intelligence



## Degradation and Failure Mechanisms



Reliability Physics

# Reliability challenges in HI systems: Future outlook



HETEROGENEOUS



		Reliability Targets	Life Cycle Conditions	Design for Reliability	Manufacturing for Reliability	Qualification for Reliability	Sustainment for Reliability	Supply Chain
Applications	Mobile	<p><b>1-5 Years:</b> Multi-physics fusion approaches for reliability assurance</p> <ul style="list-style-type: none"> <li>• Bottom-up <i>Reliability Physics</i> based approaches, tools, infrastructure</li> <li>• Top-down <i>Machine Learning &amp; AI</i> based approaches, tools, infrastructure</li> </ul> <p><b>5-10 Years:</b> Fusion approaches for co-design (based on 'digital twins') and life-cycle PHM of next-gen robust HI systems</p> <ul style="list-style-type: none"> <li>• Fault-tolerant systems</li> <li>• Resilient systems</li> </ul> <p><b>10-15 Years:</b> Fusion approaches for intelligent, adaptive, reconfigurable products with integrated autonomous life-cycle management capability</p> <ul style="list-style-type: none"> <li>• Intelligent, self-cognizant systems</li> <li>• Self-healing systems</li> </ul>						
	IoT							
	Medical, Health and wearables							
	Automotive							
	HPC & Data Centers							
Aerospace and Defense								
Package Integration	WLP (FO/FI)							
	2.5D and 3D integration							
	Wafer Singulation and Thinning							
	Chip-package interactions (CPI)							
	Interconnects (TSV8s, μbumps, wirebonds, Flip Chip solder joints)							
	Substrates/Interposers							
	Board Assembly							
SOC/SIP/SOP <sup>9</sup> formats								
Technologies	Microelectronics > 10 nm							
	Microelectronics <10 nm							
	Photonics & optics							
	MEMS and sensors							
	Power electronics							
	Energy sources (Batteries/PV <sup>6</sup> /FC <sup>7</sup> )							
	RF/Analog Devices							



# Thank You