

## Bridge-chip Interconnect Technologies

In recent years, the field of packaging has taken center stage as the semiconductor industry pursues ever more energy efficient, high-performance, and low-cost electronic systems. While the field of packaging is undergoing revolutionary technology advances today, there is little doubt that packaging in the new era of Moore's Law will offer extreme levels of die integration/bonding and begin to blur the boundary between on- and off-chip connectivity (especially in 3D architectures) due to ever denser physical I/O interfaces/bonds. This new form of 'packaging' is often referred to as 'Heterogeneous Integration' or HI today. A common goal for HI is to enable the interconnection of multiple dice (or "chipselets") of various functionalities in a manner that approaches monolithic-like performance yet utilizes advanced off-chip interconnects and packaging/assembly to provide flexibility in IC fabrication and design, improved scalability, reduced development time, and reduced cost. In fact, a cost-benefit analysis of monolithic die disaggregation was recently performed at the 3 nm node and showed that chiplets become cost competitive when monolithic die size exceeds 150 mm<sup>2</sup> due to yield considerations of larger monolithic die [1].

In this article, we focus on bridge-chip based 2.5D heterogeneous integration technologies, which have recently emerged as critical enablers for energy-efficient and high-bandwidth density signaling. The key drivers for bridge-chip based 2.5D integration include: 1) ability to provide physically-short and high-density interconnects locally between adjacent die that otherwise would communicate using 'coarse pitch' interconnects on an organic package (most commonly); 2) ability to scale package-substrate footprint containing high-density local interconnects beyond what could be accomplished using silicon interposer technology (which is typically limited to reticle size) and potentially at lower cost; and 3) in some applications, bridge-chips do not require TSVs, and thus, may provide a more effective pathway to heterogeneous integration than silicon interposer technology as well as reduced electrical parasitics. 2.5D bridge-chip based HI has been pursued by several institutions, including Sun Microsystems [2-3], Oracle Labs [4-7], Intel [8-9], imec [10-11], IBM [12], AMD [13], TSMC [14-15], and Georgia Tech [16-21]. A thorough review of these technologies is beyond the scope of this article. However, some of the key considerations for these bridge-chip based 2.5D technologies include: 1) the I/O interconnect densities possible between the assembled-chipselets and the bridge-chips, 2) the electrical performance of the bridge-chip links, 3) the manufacturing process for bridge chip bonding and integration with chiplets, 4) the flexibility/ability to mix-and-match different bridge-chip functions and technologies within the same package, 5) whether bridge-chip integration impacts the package substrate fabrication (i.e., making cavities in the package to receive the bridge-chips), and 6) how scalable (i.e., large-of-a-package) is the technology, among a few others.

At the Georgia Tech Integrated 3D Systems Lab (i3DS), several bridge-chip based technologies have been pursued. Some of our initial work focused on bridging two large-chips or silicon interposers (Figure 1) [16]. Silicon interposer size is limited by both technical and economical constraints, and in turn, ultimately limits the size and the number of chips that can be assembled. This presents a critical limiter to high-performance and energy efficient electronics as the interconnect benefits become limited to the

footprint of the interposer. Eventually, multiple interposers may become necessary and high-bandwidth interconnections between individual interposers will become vital in providing a contiguous large-scale and low-cost silicon interconnected system. To this end, we demonstrated a large-scale silicon platform consisting of multiple interposer tiles, which are essentially silicon interposers, that are assembled directly on the printed wiring board (PWB) in a tile-like pattern. Electrical interconnections between the tiles are provided through silicon bridges, which are mounted on top and span two or more interposer tiles. The tiles and the bridges are electrically interconnected using high-density mechanically flexible interconnects (MFIs), which are developed to allow repeatable (for rework) and low resistance contact with electrical pads. Positive self-alignment structures (PSAS) and inverted pyramid pits passively self-align the interposer tiles with the FR4 PWB and the interposer tiles with the silicon bridges without the use of high-alignment accuracy and low-throughput flip-chip bonders. Thus, the key features of this demonstration are: 1) micron-scale accurate alignment of interposer tiles, bridges, and PWB using passive techniques enabled through microfabricated PSAS-pits technology and 2) dense electrical interconnectivity among interposer tiles through the silicon bridges (i.e., bypassing the low-density and lossy interconnects on the PWB). Ability to integrate silicon photonics within the bridge-chips was also explored.




Figure 1: Interposer-to-interposer electrical and photonic interconnection using silicon bridges; the interposers are assumed to be reticle size limited. The bridge-chips provide high-density electrical and photonic connectivity between adjacent interposers

We have also explored the bridging of electronic chiplets using electrical and photonic ‘stitch-chips’ using Heterogeneous Interconnect Stitching Technology (HIST) [17-21]. A stitch-chip, in the simplest application, provides high-density and energy efficient, fine pitch wires and is placed between the package substrate and the chiplets (Figure 2). In one demonstration, fine-pitch microbumps were used to bond chiplets to the stitch chip to provide high-bandwidth density interconnects [17]. In another demonstration, compressible microinterconnects (CMIs) were also used for the assembly to compensate for package nonplanarity resulting from non-uniform height stitch-chips, on the same package, as the stitch-chips may be fabricated on different substrate materials (for example, silicon and glass) and sourced from different foundries when they provide different functions across a package [18-20]. CMIs are pressure-contact based interconnects designed to interface with a pad on the package substrate. They allow rework, which becomes important as the number of chiplets per package increases; it is possible for the package yield to drop as the number of chiplets with fine-pitch I/O increases. Photonic chiplet integration within HIST has also been explored with focus on fiber-to-stitch-chip self-alignment and interconnection (Figure 3) [21]; specifically, a passive fiber-array alignment and assembly approach

using Fiber-Interconnect Silicon Chiplet Technology (FISCT) was developed. FISCT consists of two key elements: 1) a silicon chiplet carrier with integrated lithographically defined mechanical self-aligning features and through-vias, and 2) 3D printed fiber ferrules that reside within the vias of the silicon carrier. FISCT enables massive precision self-alignment and assembly of optical fibers onto a package substrate or a photonic chiplet, and it is compatible with flip-chip bonding technology. In essence, FISCT is a chiplet that provides passive and precise mechanical self-alignment between a high-density fiber optical array and photonic ICs.




Figure 2: Stitch-chip technology for die-to-die dense interconnection




Figure 3: Photonic stitch-chips with Fiber-Interconnect Silicon Chiplet Technology (FISCT)

In pursuit of a reworkable high-density chiplet integration platform, a rePlaceable, INtegrated CHiplet (PINCH) assembly, as seen in Figure 4, was recently developed. As the number of chiplets with fine-pitch I/Os in a package increase, the need for rework becomes increasingly valuable. This necessitates the need for high-density I/Os and assembly methods that allow rework. To address this need, PINCH achieves a nonpermanent off-chip interconnection system via CMIs, which have been demonstrated to scale down to 30- $\mu\text{m}$  pitch, and a nonpermanent self-alignment technology via PSAS-to-PSAS self-alignment [16]. These enabling technologies can be seen within the PINCH assembly in Figures 4 and 5.




Figure 4: PINCH assembly for chiplets



Figure 5: Self-alignment using PSAS-to-PSAS and electrical interconnection using CMIs

Lastly, beyond bridge-chip 2.5D technologies, a heterogeneous integration technology called 3D Integrated Chiplet-Encapsulation (3D ICE) was recently developed. The 3D ICE concept is illustrated in Figure 6. Multiple chiplets are encapsulated by low-temperature inductively coupled plasma-enhanced chemical vapor deposition (ICP-PECVD) of  $\text{SiO}_2$  resulting in an  $\text{SiO}_2$ -reconstituted-tier. This  $\text{SiO}_2$ -reconstituted-tier is then post-processed with through-oxide-vias (TOVs) to enable dense vertical integration (compared to conventional FOWLP), Cu redistribution layers for fine-pitch lateral interconnections and Cu pads for bonding. Finally, the  $\text{SiO}_2$ -reconstituted-tier can be transferred and bonded to a silicon wafer. All processes can be accomplished using wafer-level processing, which improves fabrication throughput and alignment accuracy between stacked tiers as well as within-tier alignment as no curing (and thus shrinkage) of the  $\text{SiO}_2$  film is used in contrast to FOWLP molds. Figure 7 shows a “Sea of Chiplets” within an ICP-PECVD  $\text{SiO}_2$  reconstituted tier; smallest silicon chiplet in the reconstituted tier is  $10 \times 10 \mu\text{m}$ .




Figure 6: Chiplet reconstituted wafer process and stacking.




Figure 7: “Sea of Chiplets” within an SiO<sub>2</sub> reconstituted tier.

In summary, heterogenous integration has emerged a key enabler for the next phase of Moore’s Law due to the high energy efficiency and high-bandwidth density interconnects such platforms provide [24]; the I/O pitch in some such platforms has already been demonstrated at the few-micron scale. While this article reported some of the technology options for bridge-chip based 2.5D technologies, thermal [25-26] and power delivery [27] designs in such chiplet integration architectures present unique challenges and opportunities; such a discussion is beyond the scope of this article.

References :

1. K. Kim, "The smallest engine transforming humanity: the past, present, and future," in Proc. IEEE International Electron Devices Meeting (IEDM), 2021.
2. R. J. Drost, R. D. Hopkins and I. E. Sutherland, "Proximity communication," *Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.*, 2003, pp. 469-472, doi: 10.1109/CICC.2003.1249442.
3. J. Lexau *et al.*, "CMOS Integration of Capacitive, Optical, and Electrical Interconnects," *2007 IEEE International Interconnect Technology Conference, 2007*, pp. 78-80, doi: 10.1109/IITC.2007.382354.
4. H. D. Thacker *et al.*, "CMOS-photonic "macrochip" packaging," *2010 23rd Annual Meeting of the IEEE Photonics Society*, 2010, pp. 485-486, doi: 10.1109/PHOTONICS.2010.5698972.
5. R. Ho *et al.*, "Silicon Photonic Interconnects for Large-Scale Computer Systems," in *IEEE Micro*, vol. 33, no. 1, pp. 68-78, Jan.-Feb. 2013, doi: 10.1109/MM.2012.91.
6. A. V. Krishnamoorthy *et al.*, "From Chip to Cloud: Optical Interconnects in Engineered Systems," in *Journal of Lightwave Technology*, vol. 35, no. 15, pp. 3103-3115, 1 Aug. 1, 2017, doi: 10.1109/JLT.2016.2642822.
7. I. Shubin *et al.*, "A novel MCM package enabling proximity communication I-O," *2011 IEEE 61st Electronic Components and Technology Conference (ECTC)*, 2011, pp. 224-229, doi: 10.1109/ECTC.2011.5898517.
8. R. Mahajan *et al.*, "Embedded Multidie Interconnect Bridge—A Localized, High-Density Multichip Packaging Interconnect," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 9, no. 10, pp. 1952-1962, Oct. 2019, doi: 10.1109/TCPMT.2019.2942708.
9. R. Viswanath, A. Chandrasekhar, S. Srinivasan, Z. Qian and R. Mahajan, "Heterogeneous SoC Integration with EMB," *2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)*, 2018, pp. 1-3, doi: 10.1109/EDAPS.2018.8680869.
10. Podpod *et al.*, "HIGH DENSITY AND HIGH BANDWIDTH CHIP-TO-CHIP CONNECTIONS WITH 20 $\mu$ m PITCH FLIP-CHIP ON FAN-OUT WAFER LEVEL PACKAGE," *2018 International Wafer Level Packaging Conference (IWLPC)*, 2018, pp. 1-5, doi: 10.23919/IWLPC.2018.8573262.
11. G. Van der Plas and E. Beyne, "Design and Technology Solutions for 3D Integrated High Performance Systems," *2021 Symposium on VLSI Technology*, 2021, pp. 1-2.
12. K. Sikka *et al.*, "Direct Bonded Heterogeneous Integration (DBHi) Si Bridge," *2021 IEEE 71st Electronic Components and Technology Conference (ECTC)*, 2021, pp. 136-147, doi: 10.1109/ECTC32696.2021.00034.
13. <https://community.amd.com/t5/business/advanced-packaging-enabling-moore-s-law-s-next-frontier-through/ba-p/503428>
14. D. Yu, C. Wang, H Hsia, "Foundry Perspectives on 2.5D/3D Integration and Roadmap," in Proc. IEEE International Electron Devices Meeting (IEDM), 2021
15. Yu, D.C., Yeh, J., Yee, K.-C. and Tung, C.H. (2022). Integrated Fan-Out (InFO) for High Performance Computing. In *Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces* (eds B. Keser and S. Kröhnert). <https://doi.org/10.1002/9781119793908.ch4>
16. H. S. Yang, C. Zhang and M. S. Bakir, "Self-Aligned Silicon Interposer Tiles and Silicon Bridges Using Positive Self-Alignment Structures and Rematable Mechanically Flexible Interconnects," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 4, no. 11, pp. 1760-1768, Nov. 2014, doi: 10.1109/TCPMT.2014.2357020.
17. X. Zhang, P. K. Jo, M. Zia, G. S. May and M. S. Bakir, "Heterogeneous Interconnect Stitching Technology With Compressible MicroInterconnects for Dense Multi-Die Integration," in *IEEE Electron Device Letters*, vol. 38, no. 2, pp. 255-257, Feb. 2017, doi: 10.1109/LED.2016.2643502.
18. P. K. Jo, X. Zhang, J. L. Gonzalez, G. S. May and M. S. Bakir, "Heterogeneous Multi-Die Stitching Enabled by Fine-Pitch and Multi-Height Compressible Microinterconnects (CMIs)," in *IEEE Transactions on Electron Devices*, vol. 65, no. 7, pp. 2957-2963, July 2018, doi: 10.1109/TED.2018.2838529.



19. P. K. Jo, S. Kochupurackal Rajan, J. L. Gonzalez and M. S. Bakir, "Polyolithic Integration of 2.5-D and 3-D Chiplets Enabled by Multi-Height and Fine-Pitch CMIs," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 10, no. 9, pp. 1474-1481, Sept. 2020, doi: 10.1109/TCPMT.2020.3011325.
20. T. Zheng, P. K. Jo, S. K. Rajan and M. S. Bakir, "Electrical Characterization and Benchmarking of Polyolithic Integration Using Fused-Silica Stitch-Chips With Compressible Microinterconnects for RF/mm-Wave Applications," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 11, no. 11, pp. 1824-1834, Nov. 2021, doi: 10.1109/TCPMT.2021.3113886.
21. C. Wan, J. L. Gonzalez, T. Fan, A. Adibi, T. K. Gaylord and M. S. Bakir, "Fiber-Interconnect Silicon Chiplet Technology for Self-Aligned Fiber-to-Chip Assembly," in *IEEE Photonics Technology Letters*, vol. 31, no. 16, pp. 1311-1314, 15 Aug. 2019, doi: 10.1109/LPT.2019.2923206.
22. J. L. Gonzalez, J. R. Brescia, T. Zheng, S. K. Rajan and M. S. Bakir, "A Die-Level, Replaceable Integrated Chiplet (PINCH) Assembly Using a Socketed Platform, Compressible Microinterconnects, and Self-Alignment," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 11, no. 12, pp. 2069-2076, Dec. 2021, doi: 10.1109/TCPMT.2021.3118334.
23. M. -J. Li and M. S. Bakir, "3-D Integrated Chiplet Encapsulation (3-D ICE): High-Density Heterogeneous Integration Using SiO<sub>2</sub>-Reconstituted Tiers," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 11, no. 12, pp. 2242-2245, Dec. 2021, doi: 10.1109/TCPMT.2021.3125338.
24. Y. Zhang, X. Zhang and M. S. Bakir, "Benchmarking Digital Die-to-Die Channels in 2.5-D and 3-D Heterogeneous Integration Platforms," in *IEEE Transactions on Electron Devices*, vol. 65, no. 12, pp. 5460-5467, Dec. 2018, doi: 10.1109/TED.2018.2876688.
25. Y. Zhang, T. E. Sarvey and M. S. Bakir, "Thermal Evaluation of 2.5-D Integration Using Bridge-Chip Technology: Challenges and Opportunities," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 7, no. 7, pp. 1101-1110, July 2017, doi: 10.1109/TCPMT.2017.2710042.
26. S. K. Rajan, A. Kaul, T. E. Sarvey, G. S. May and M. S. Bakir, "Monolithic Microfluidic Cooling of a Heterogeneous 2.5-D FPGA With Low-Profile 3-D Printed Manifolds," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 11, no. 6, pp. 974-982, June 2021, doi: 10.1109/TCPMT.2021.3082013.
27. Y. Zhang, M. O. Hossen and M. S. Bakir, "Power Delivery Network Modeling and Benchmarking for Emerging Heterogeneous Integration Technologies," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 9, no. 9, pp. 1825-1834, Sept. 2019, doi: 10.1109/TCPMT.2019.2931568.



### Biography

Muhannad S. Bakir is the Dan Fielder Professor in the School of Electrical and Computer Engineering at Georgia Tech. His areas of interest include 2.5D and 3D heterogeneous integration technologies, photonic interconnect networks and co-packaging, embedded cooling and power delivery for emerging heterogeneous integration architectures, and flexible electronics for healthcare.

Dr. Bakir and his research group have received more than thirty paper and presentation awards including six from the IEEE Electronic Components and Technology Conference (ECTC), four from the IEEE

International Interconnect Technology Conference (IITC), and one (best invited paper) from the IEEE Custom Integrated Circuits Conference (CICC). Dr. Bakir's group was awarded Best Paper Awards from the 2014 and 2017 IEEE Transactions on Components Packaging and Manufacturing Technology (TCPMT). Dr. Bakir is the recipient of the 2013 Intel Early Career Faculty Honor Award, 2012 DARPA Young Faculty Award, 2011 IEEE CPMT Society Outstanding Young Engineer Award, and was an Invited Participant in the 2012 National Academy of Engineering Frontiers of Engineering Symposium. Dr. Bakir is also the recipient of the 2018 IEEE Electronics Packaging Society (EPS) Exceptional Technical Achievement Award "for contributions to 2.5D and 3D IC heterogeneous integration, with focus on interconnect technologies." He is also the co-recipient of the 2018 McKnight Foundation Technological Innovations in Neuroscience Awards.

In 2020, Dr. Bakir was the recipient of the Georgia Tech Outstanding Doctoral Thesis Advisor Award. He is also the recipient of several teaching awards, including the 2014 and 2015 Georgia Institute of Technology Class of 1940 Course Survey Teaching Effectiveness Award, and the 2020 Student Recognition of Excellence in Teaching: Class of 1934 Award.